

ScoreBoard Implementation

-CED16I002

Implementation Language : Python3

IDE used : PyCharm

- The main directory contains 2 .py files namely,
 - * **Main_Func_Scoreboard.py** (say, file1)
 - * **verilog_functions.py** (say, file2)
- File1 is the runner function which iterates through each Instruction (by incrementing PC) in the instruction set and schedules them accordingly using ScoreBoard implementation.
- File2 is a dependency module which contains 4 methods of **FPA, FPM, CLA, WTM** which dynamically create test-benches for fetching the outputs from their corresponding Verilog modules.

Implementation Idea:

Created a Python class to make instances of Functional Units, InstructionStatus Units, and RegisterStatus Units as shown below.

```
65
66
67 class FuncUnit:
68     def __init__(self, busy=False, op=None, fi=None, fj=None, fk=None, qj=None, qk=None, rj=False, rk=False):
69         self.busy = busy
70         self.op = op
71         self.fi = fi
72         self.fj = fj
73         self.fk = fk
74         self.qj = qj
75         self.qk = qk
76         self.rj = rj
77         self.rk = rk
78
```

The class **FuncUnit** has 9 variables viz., busy, op, fi, fj, fk, qj, qk, rj, and rk which I have updated accordingly on every **Instruction Fetch** in the instruction set.

```
95
96 dictFU = {'INT': FuncUnit(), 'ADDER': FuncUnit(), 'MUL1': FuncUnit(), 'MUL2': FuncUnit(), 'DIV': FuncUnit(), 'AND': FuncUnit(), 'FMUL': FuncUnit(), 'FADD': FuncUnit()}
97
```

- I've created 8 instances of Functional Units namely,
 - INT
 - ADDER
 - MUL1
 - MUL2
 - DIV
 - AND
 - FMUL
 - FADD

which are updated during every instruction **fetch** and **write_back** stages. As shown in the picture, **dictFU** is the dictionary containing the above told functional units.

InstructionStatus Unit:-

- Another class I've created is **InstStatus** which tracks down the info. about when an instruction is fetched, decoded, executed and written back.
- It has 4 variables namely,
 - issue
 - read_op
 - execute
 - writeall initialized to "None" at the beginning.

```
class InstStatus:
    def __init__(self, issue=None, read_op=None, execute=None, write=None):
        self.issue = issue
        self.read_op = read_op
        self.execute = execute
        self.write = write

    def __str__(self):
        return str(str(self.issue)+"          "+str(self.read_op)+"          "+str(self.execute)+"          "+str(self.write))
```

- **dictIns** is the dictionary containing instances of InstStatus class for all instructions present in the instruction set.

```
99 dictIns = {i: InstStatus(0, 0, 0, 0) for i in range(len(x))}
100
```

Here, **x** is a Python list containing all the set of instructions in string format.

RegisterStatus Unit:-

- This is implemented using the dictionary, **regStatus**, containing 12 entries, one for each register which indicate status of a register,
 - **''** -> **empty string**, meaning no other instruction is writing into this register and is ready to be used.
 - **Non-empty String** -> some other instruction is writing into it at present and the requesting instruction has to wait.

Register File:-

- Done with a dictionary, **reg_file**, where all 12 registers are initialized with zero.

```
regStatus = {'r0': '', 'r1': '', 'r2': '', 'r3': '', 'r4': '', 'r5': '', 'r6': '', 'r7': '', 'r8': '', 'r9': '', 'r10': '', 'r11': '', 'r12': ''}

reg_file = {'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0}
```

Input Formats:-

- Integer **a** & **b** and float **a** & **b** are inputted by the user and stored in a dictionary, **scan**, for easy access.
- List **x** is the set of all instructions.

```
1  import os
2  import verilog_functions as methods
3
4  t1 = int(input("Enter a val: "))
5  t2 = int(input("Enter b val: "))
6  t3 = float(input("Enter Float a: "))
7  t4 = float(input("Enter Float b: "))
8
9  scan = {'a': t1, 'b': t2, 'c': -1, 'fa': t3, 'fb': t4, 'FOH': 143}
10
11 x = [] # instruction set
12
13 x.append("LDR r1 a")
14 x.append("LDR r2 b")
15 x.append("ADD r3 r1 r1")
16 x.append("ADD r4 r2 r2")
17 x.append("FADD r12 fa fb")
18 x.append("STR r12 c")
19 x.append("FMUL r12 r12 #100")
20 x.append("ADD r7 r6 b")
21 x.append("DIV r11 fa b")
22 x.append("AND r10 #10 #6")
23 x.append("LDR r5 FOH")
24 x.append("AND r6 r7 r5")
25
```

Caller Function:-

The main() function has a loop which calls **4 functions** viz., fetch(), decode(), exe(), write_back() repeatedly on every increment of clock until the clock reaches a certain limit (optimally, till the writeback of last instruction happens).

```
607
608 clock = 1
609 pc = 0
610
611 while clock < 1000:
612     fetch()
613     decode()
614     exe()
615     write_back()
616     clock += 1
617
618
```

Fetch() function & resolving WAW & STRUCTURAL Hazards:-

This function fetches each instruction from the instruction set and assigns it to the corresponding Functional Unit provided, it is free (**busy** is an empty string) and then PC is incremented. If not it is done in further clock cycles and PC remains the same.

This corresponds to **Structural Hazards**.

- split() function is used to extract the sub-strings from each instruction, containing the **op-code, sources & destination** in separate variables.
- Then, the register Status of the destination register is checked for an empty string. If found, the instruction is fetched else not.
 - This corresponds to the resolution of **WAW Hazards**.

```
06 def fetch():
07     global x, pc, sub_x, clock
08
09     if pc < len(x):
10         temp = x[pc].split(' ') # Instruction fetch
11         if temp[0] == 'LDR' and regStatus[temp[1]] == '': # WAW hazard check
12             if not dictFU['INT'].busy: # structural hazard check
13                 dictIns[pc].issue = clock
14                 sub_x.append(temp)
15                 dictFU['INT'].busy = True
16                 dictFU['INT'].op = temp[0]
17                 dictFU['INT'].fk = None
18                 dictFU['INT'].qj = None
19                 dictFU['INT'].qk = None
20                 dictFU['INT'].rk = True
21                 dictFU['INT'].fi = temp[1]
22                 regStatus[temp[1]] = pc
23                 if temp[2][0] == 'r':
24                     dictFU['INT'].fj = temp[2]
25                     if regStatus[dictFU['INT'].fj] == '':
26                         dictFU['INT'].rj = True
27                     else:
28                         dictFU['INT'].rj = False
29                     # regStatus[temp[2]] = 'LDR'
30                 else:
31                     dictFU['INT'].fj = None
32                     dictFU['INT'].rj = True
33                 pc += 1
34             elif temp[0] == 'STR':
35                 if temp[2][0] != 'r':
36                     if not dictFU['INT'].busy:
37                         dictIns[pc].issue = clock
```

Decode() Function and RAW & WAR HAZARDS:-

- On every function call, Decode() iterates through the instruction set and decodes one by one, only if the issue(**Fetch Stage**) of that particular instruction is done.
- It checks if the RegStatus(es) of the source register(s) is(are) empty set(s). If yes, then all previous instructions are done writing into them currently and the data is ready to be read.
- This corresponds to the check of **RAW Hazards**.

- Later, the data is read accordingly and stored in a buffer called (**ins_mem**).

Note: I have answered WAR Hazard solutions in my implementation issues in later pages.

```
def decode():
    global clock, pc, x, sub_x
    f1 = 0
    f2 = 0
    for i in range(0, len(x)):
        if dictIns[i].issue > 0 and not dictIns[i].read_op and dictIns[i].issue != clock:
            if sub_x[i][0] != 'STR' and sub_x[i][0] != 'LDR':
                if sub_x[i][2][0] == 'r':
                    if (regStatus[sub_x[i][2]] == '' or str(regStatus[sub_x[i][2]]) >= str(i)): # RAW AND WAR HAZARD CHECK
                        f1 = 1
                else:
                    f1 = 1
            if sub_x[i][3][0] == 'r':
                if (regStatus[sub_x[i][3]] == '' or str(regStatus[sub_x[i][3]]) >= str(i)):
                    f2 = 1
            else:
                f2 = 1
        if f1 and f2:
            dictIns[i].read_op = clock
            if sub_x[i][2][0] == 'r':
                ins_mem[i].append(reg_file[sub_x[i][2]])
            elif sub_x[i][2][0] == '#':
                ins_mem[i].append(int(sub_x[i][2][1:]))
            else:
                ins_mem[i].append(scan[sub_x[i][2]])
            if sub_x[i][3][0] == 'r':
                ins_mem[i].append(reg_file[sub_x[i][3]])
            elif sub_x[i][3][0] == '#':
                ins_mem[i].append(int(sub_x[i][3][1:]))
```

Execute() :-

- This function performs a check on the issue and decode timelines and executes the instruction only if both the previous stages are done (**issue & read_op values > 0**).
- It then checks the op-code and does the corresponding Arithmetic invoking the methods from **File2(verilog_functions.py)** and stores back the result in the ins_mem buffer.

```

def exe():
    global clock, pc, x, sub_x
    for i in range(0, len(x)):
        if dictIns[i].read_op > 0 and not dictIns[i].execute:
            if sub_x[i][0] == 'ADD':
                ins_mem[i][2] = methods.cla(ins_mem[i][0], ins_mem[i][1])
                # ins_mem[i][2] = ins_mem[i][0] + ins_mem[i][1]
                dictIns[i].execute = clock + 8
            elif sub_x[i][0] == 'MUL':
                # ins_mem[i][2] = methods.wtm(ins_mem[i][0], ins_mem[i][1])
                ins_mem[i][2] = ins_mem[i][0] * ins_mem[i][1]
                dictIns[i].execute = clock + 19
            elif sub_x[i][0] == 'FMUL':
                # ins_mem[i][2] = methods.fpm(ins_mem[i][0], ins_mem[i][1])
                ins_mem[i][2] = ins_mem[i][0] * ins_mem[i][1]
                dictIns[i].execute = clock + 30
            elif sub_x[i][0] == 'FADD':
                # ins_mem[i][2] = methods.fpa(ins_mem[i][0], ins_mem[i][1])
                ins_mem[i][2] = ins_mem[i][0] + ins_mem[i][1]
                dictIns[i].execute = clock + 30
            elif sub_x[i][0] == 'AND':
                ins_mem[i][2] = ins_mem[i][0] & ins_mem[i][1]
                dictIns[i].execute = clock + 1
            elif sub_x[i][0] == 'DIV':
                ins_mem[i][2] = ins_mem[i][0] / ins_mem[i][1]
                dictIns[i].execute = clock + 40

```

write_back() :-

```

def write_back():
    global clock, pc, x, sub_x

    for i in range(0, len(x)):
        if not dictIns[i].write and 0 < dictIns[i].execute < clock:
            if sub_x[i][0] == 'ADD':
                reg_file[sub_x[i][1]] = ins_mem[i][2]
                dictIns[i].write = clock
                dictFU['ADDER'].busy = False
                regStatus[sub_x[i][1]] = ''
                dictFU['ADDER'].fi = None
                dictFU['ADDER'].fj = None
                dictFU['ADDER'].fk = None
            elif sub_x[i][0] == 'MUL':
                reg_file[sub_x[i][1]] = ins_mem[i][2]
                dictIns[i].write = clock
                regStatus[sub_x[i][1]] = ''
                if dictFU['MUL1'].op == str(i):
                    dictFU['MUL1'].busy = False
                    dictFU['MUL1'].fi = None
                    dictFU['MUL1'].fj = None
                    dictFU['MUL1'].fk = None
                else:
                    dictFU['MUL2'].busy = False
                    dictFU['MUL2'].fi = None

```


- This function iterates through every instruction and writes back the result only if the execute stage of the instruction is done.
- It captures back the result from the `ins_mem` buffer and stores the value into the corresponding destination register.

-- In all of these functions, on a successful call, current clock value is captured and the InstructionStatus table is updated.

My Implementation issues & WAR Hazard check:-

- Since the fetch function asynchronously(in my code) does instruction issue by checking the availability of the corresponding functional Units, it updates the status of the destination registers to not null due to which the decode stage and execute stages may not happen, of some previous instructions which have the same registers as sources.
- As a result, **deadlock occurs** and the process doesn't proceed forward.

The encircled line is added to resolve the deadlock.

- This also corresponds to the check of WAR Hazards.

```
global clock, pc, x, sub_x
f1 = 0
f2 = 0
for i in range(0, len(x)):
    if dictIns[i].issue > 0 and not dictIns[i].read_op and dictIns[i].issue != clock:
        if sub_x[i][0] != 'STR' and sub_x[i][0] != 'LDR':
            if sub_x[i][2][0] == 'r':
                if (regStatus[sub_x[i][2]] == '' or str(regStatus[sub_x[i][2]]) >= str(i)): # RAW AND WAR HAZARD CHECK
                    f1 = 1
            else:
                f1 = 1
        if sub_x[i][3][0] == 'r':
            if (regStatus[sub_x[i][3]] == '' or str(regStatus[sub_x[i][3]]) >= str(i)):
                f2 = 1
        else:
            f2 = 1
    if f1 and f2:
        dictIns[i].read_op = clock
        if sub_x[i][2][0] == 'r':
            ins_mem[i].append(reg_file[sub_x[i][2]])
        elif sub_x[i][2][0] == '#':
            ins_mem[i].append(int(sub_x[i][2][1:]))
        else:
            ins_mem[i].append(scan[sub_x[i][2]])
        if sub_x[i][3][0] == 'r':
            ins_mem[i].append(reg_file[sub_x[i][3]])
        elif sub_x[i][3][0] == '#':
            ins_mem[i].append(int(sub_x[i][3][1:]))
```

Verilog Module Updates:-

- Inputs are given in Verilog's **real datatype** as shown below where `s1,s2` contains `sign(0 or 1)`, `int1&int2` contains integer part, `f1&f2` has decimal parts.
- These are then converted into 16bit IEEE floating point input as follows:

sb.py

X

fpa_tb.v — media/akra/win... X

fpa_tb.v

```
1 module fpa_tb();
2 reg temp,s1,s2;
3 reg [15:0] a1,a2;
4 reg [31:0] b1, b2;
5 real int1,f1,int2,f2;
6 integer i,index1=-1,index2=-1,neg_index1,neg_index2;
7
8 real f;
9 integer in,count=9,pos = 31,ind1,ind2,flag=1;
10
11 // ieee format
12 reg [15:0] final1,final2;
13 wire [15:0] out_put;
14
15 fpa obj(.a(final1),.b(final2),.out(out_put)
16 );
17
18 initial begin
19     //inputs here
20     s1 = 0;   int1 = 2;   f1 = 0.56; //a = int1+f1
21     s2 = 0;   int2 = 1;   f2 = 0.67; //b = int2+f2
22     if(s1==s2)
23         if(int1 + int2 + f1 + f2 >=65536) begin
24             if(!s1)
25                 $display("Inf");
26             else
27                 $display("-Inf");
28             $finish;
29         end
30 end
31
32 initial begin
33 if(int1==0 && f1==0) begin
34     if(s2) begin
35         $display("-%f",int2+f2);
36         $finish;
37     end
38     else begin
39         $display("+%f",int2+f2);
40         $finish;
41     end
42 end
```



```

40         $finish;
41     end
42 end
43 else if(int2==0 && f2==0) begin
44     if(s1) begin
45         $display("-%f",int1+f1);
46         $finish;
47     end
48     else begin
49         $display("+%f",int1+f1);
50         $finish;
51     end
52 end
53 end
54
55 initial begin
56     in = int1;
57     for(i=0;i<=15;i=i+1)    begin
58         temp = in % 2;
59         if(temp)
60             index1 = i;
61         a1[i] = temp;
62         in = in/2;
63     end
64     f = f1;
65     for(i=31;i>=0;i=i-1) begin
66         f = f * 2;
67         if(f >= 1) begin
68             b1[i] = 1;
69             if(flag)
70                 neg_index1 = i-32;
71             f = f - 1;
72             flag = 0;
73         end
74         else
75             b1[i] = 0;
76     end
77 end
78
79 //for 2nd float
80     in = int2;

```

```

80     in = int2;
81     for(i=0;i<=15;i=i+1)    begin
82         temp = in % 2;
83         if(temp)
84             index2 = i;
85         a2[i] = temp;
86         in = in/2;
87     end
88     f = f2; flag = 1;
89     for(i=31;i>=0;i=i-1) begin
90         f = f * 2;
91         if(f >= 1) begin
92             b2[i] = 1;
93             if(flag)
94                 neg_index2 = i-32;
95             f = f - 1;
96             flag = 0;
97         end
98         else
99             b2[i] = 0;
100     end
101
102     final1[15] = s1;  final2[15] = s2;
103     if(index1 == -1)
104         final1[14:10] = 15 + neg_index1;
105     else
106         final1[14:10] = 15+index1;
107
108     if(index2 == -1)
109         final2[14:10] = 15 + neg_index2;
110     else
111         final2[14:10] = 15+index2;
112
113     ind1 = index1-1;    ind2 = index2-1;
114
115     if(index1 >= 0) begin
116         while(count >= 0 && ind1>=0) begin
117             final1[count] = a1[ind1];
118             ind1 = ind1 - 1;
119             count = count - 1;

```

```

119         count = count - 1;
120     end
121 end
122
123     if(index1<0)
124         pos = 31+neg_index1;
125
126     while(count >= 0) begin
127         final1[count] = b1[pos];
128         pos = pos - 1;
129         count = count - 1;
130     end
131
132     //2nd ieee
133     count = 9; pos = 31;
134     if(index2 >=0) begin
135     while(count > 0 && ind2>=0) begin
136         final2[count] = a2[ind2];
137         ind2 = ind2 - 1;
138         count = count - 1;
139     end
140     end
141
142     if(index2 < 0)
143         pos = 31+neg_index2;
144
145     while(count >= 0) begin
146         final2[count] = b2[pos];
147         pos = pos - 1;
148         count = count - 1;
149     end
150 end
151 integer p;
152 real sum=0,exp;
153 reg [63:0] float_out;
154
155 initial begin
156     #15;
157     exp = out_put[14:10];
158     exp = exp-15;

```

```

131
132 //2nd ieee
133 count = 9; pos = 31;
134 if(index2 >=0) begin
135 while(count > 0 && ind2>=0) begin
136     final2[count] = a2[ind2];
137     ind2 = ind2 - 1;
138     count = count - 1;
139 end
140 end
141
142 if(index2 < 0)
143     pos = 31+neg_index2;
144
145 while(count >= 0) begin
146     final2[count] = b2[pos];
147     pos = pos - 1;
148     count = count - 1;
149 end
150 end
151 integer p;
152 real sum=0,exp;
153 reg [63:0] float_out;
154
155 initial begin
156     #15;
157     exp = out_put[14:10];
158     exp = exp-15;
159     exp = exp + 1023;
160     float_out[62:52] = exp;
161     float_out[63] = out_put[15];
162     float_out[51:42] = out_put[9:0];
163     float_out[41:0] = 42'b0;
164     // $display("%b", float_out);
165     $display($bitstoreal(float_out));
166     // $display("%b %f %f %f %f %b %b", out_put, int1, int2, f1, f2, s1, s2);
167     // $display("%b %b",final1, final2);
168 end
169 endmodule
170

```

- Converted 16bit Half Precision Floating Point output of Verilog modules to decimal floating point values.
- Used `$bitstoreal()` of SystemVerilog which converts a 64-bit double precision value to decimal float value.

So, I have converted my 16bit output to 64bit value first and then passed the value to the above-said function to get the final answer in decimal floating point value.

```
reg [63:0] float_out;

initial begin
    #15;
    exp = out_put[14:10];
    exp = exp-15;
    exp = exp + 1023;
    float_out[62:52] = exp;
    float_out[63] = out_put[15];
    float_out[51:42] = out_put[9:0];
    float_out[41:0] = 42'b0;
    $display($bitstoreal(float_out));
    $display("%b %f %f %f %f %b %b", out_put, int1, int2, f1, f2, s1, s2);
    $display("%b %b",final1, final2);
end
```

- Also, I have updated the shift operators "<<", ">>" with a **11bit left shifter** and a **11bit right shifter** in floating-point Arithmetic values.

```
module left_shifter_11bit(input [10:0]in, input [3:0]size, output [10:0]out);
reg [10:0]out;
integer i;
always @ (in) begin
    for(i=11-size-1; i>=0; i=i-1)
        out[size+i] = in[i];
    for(i=0; i<size;i=i+1)
        out[i] = 1'b0;
end
endmodule
```

```
module right_shifter_11bit(input [10:0]in, input [3:0]size, output [10:0]out);
reg [10:0]out;
integer i;
always @ (in) begin
    for(i=size; i<=10; i=i+1)
        out[i-size] = in[i];
    for(i=11-size; i<=10; i=i+1)
        out[i] = 1'b0;
end
endmodule
```

Output:-

```
akra@akra-ubuntu:/media/akra/windows/iVerilog_programs/Scoreboard$ python3 sb.py
Enter a val: 2
Enter b val: 3
Enter Float a: 0.672
Enter Float b: -0.5
```

| | | Issue | Read_Op | Execute | WriteBack | Source1 | Source2 | Destination |
|-------|---|-------------------|---------|---------|-----------|---------|----------|-------------|
| Ins1 | : | LDR r1 a | 1 | 2 | 3 | 4 | 2 | 2 |
| Ins2 | : | LDR r2 b | 5 | 6 | 7 | 8 | 3 | 3 |
| Ins3 | : | ADD r3 r1 r1 | 6 | 7 | 15 | 16 | 2 | 2 |
| Ins4 | : | ADD r4 r3 r2 | 17 | 18 | 26 | 27 | 4 | 3 |
| Ins5 | : | FADD r12 fa fb | 18 | 19 | 49 | 50 | 0.672 | -0.5 |
| Ins6 | : | STR r12 c | 19 | 51 | 52 | 53 | 0.171875 | 0.171875 |
| Ins7 | : | FMUL r12 r12 #100 | 51 | 52 | 82 | 83 | 0.171875 | 100 |
| Ins8 | : | ADD r7 r6 b | 52 | 53 | 61 | 62 | 0 | 3 |
| Ins9 | : | DIV r11 fa b | 53 | 54 | 94 | 95 | 0.672 | 3 |
| Ins10 | : | AND r10 #10 #6 | 54 | 55 | 56 | 57 | 10 | 6 |
| Ins11 | : | LDR r5 FOH | 55 | 56 | 57 | 58 | 143 | 143 |
| Ins12 | : | AND r6 r10 r5 | 58 | 59 | 60 | 61 | 2 | 143 |
| Ins13 | : | STR r6 c | 59 | 62 | 63 | 64 | 2 | 2 |

```
The value of c : 2
akra@akra-ubuntu:/media/akra/windows/iVerilog_programs/Scoreboard$
```