

Dual High Voltage Operational Amplifiers

Features

- Dual High Voltage Operational Amplifiers
 - Up to +225V
 - 40 mA Minimum Peak Output Sink/Source Current
 - Output Voltage Comparators for Short Circuit Detection
 - 124 Hz, -3 dB Bandwidth with 0.22 μF Load

Applications

- · Haptic Drivers
- · Power Amplifiers

Related Devices

 HV56020-Dual High Voltage Operation Amplifier with Step-Up Converter and Power MOSFET


Description

The HV56022 is a Dual High Voltage Operational Amplifiers designed to drive haptic (piezo) actuators at 225V with 40 mA minimum source/sink current. Amplifiers are designed for a -3 dB bandwidth of 124 Hz for 225V sinusoidal waveforms driving 0.22 μF capacitive loads.


In addition, the amplifiers are paired with Output Voltage Comparators for load Short Circuit Detection.

Package

VQFN 20-Lead 4 x 4 x 0.9 mm



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| V _{LL} , Low Voltage Logic Supply | 0.3V to 5.5V |
|---|------------------|
| V _{IN} 0,1, High Voltage Op-Amps Inputs | 0.3V to 5.5V |
| V _{CC} , Low Voltage Supply for High Voltage Op-Amps | 0.3V to 8.0V |
| V _{PP} , High Voltage Supply for Op-Amps | 0.3V to 250V |
| Storage Temperature | 55 °C to +150 °C |
| Operating Junction Temperature | 0 °C to +125 °C |

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Parameters | Symbol | Min. | Тур. | Max. | Units | Conditions | | | |
|-------------------------------------|---------------------|------|------|----------|-------|------------|--|--|--|
| HIGH VOLTAGE OPERATIONAL AMPLIFIERS | | | | | | | | | |
| High Voltage Supply | V_{PP} | 50 | _ | 225 | V | | | | |
| Low Voltage Supply | V_{CC} | 6.0 | 6.5 | 7.0 | V | | | | |
| Logic Supply Voltage | V_{LL} | 3.0 | 3.3 | 3.6 | V | | | | |
| High Level Input Logic | V _{IH} | 2.0 | | V_{LL} | V | for SHDN | | | |
| Low Level Input Logic | V_{IL} | 0 | _ | 8.0 | V | | | | |
| Inputs for High Voltage Op-Amps | V _{IN} 0,1 | 0 | | 2.98 | V | | | | |

POWER SEQUENCE

Power-Up Sequence:

- 1. Connect ground
- 2. Set all HV Amplifier inputs to 0V
- 3. Apply V_{LL}
- 4. Apply V_{CC}
- 5. Apply V_{PP}

Power-Down Sequence:

- 1. Disable V_{IN}0 and V_{IN}1 (set to 0V)
- 2. Disable V_{PP}
- 3. Disable V_{CC}
- 4. Disable V_{LL}
- 5. Disconnect ground

HV OPERATIONAL AMPLIFIERS: DC AND AC CHARACTERISTICS

Unless otherwise specified $T_A = T_j = 25^{\circ}\text{C}$. **Boldface** specifications apply over the full operating temperature range $T_A = T_J = 0^{\circ}\text{C}$ to 125°C. Typical values are at +25°C, $V_{CC} = 6.5\text{V}$, $V_{LL} = 3.3\text{V}$ unless otherwise specified.

| Parameter | Symbol | Min | Тур. | Max | Unit s | Conditions |
|--|-------------------------------|------|------|------|-----------|---|
| HV Op-Amps Low Voltage Supply | V _{CC} | 6 | 6.5 | 7 | V | |
| HV Op-Amps Low Voltage Supply Current | I _{CC} | ı | 0.2 | ı | mA | V_{CC} = 6.5V, V_{PP} = 225V (Note 1), f_{HVOUT} = 124Hz, sine wave $V_{IN0,1}$ = 0 to 2.98V, C_L = 0.22 μ F |
| HV Op-Amps Input Analog Voltage | V _{IN} 0,1 | 0 | | 2.98 | V | V _{PP} = 225V, V _{CC} = 6.5V |
| High Voltage Supply | V_{PP} | 50 | _ | 225 | V | |
| V _{PP} Quiescent Supply Current | I_{PPQ} | _ | _ | 4.5 | mA | $V_{IN}0,1=0V, SHDN=0$ |
| V _{PP} Supply Current | I _{PP} | _ | 16.5 | - | mA | V_{CC} = 6.5V, V_{PP} = 225V, f_{HVOUT} = 124Hz (Note 1), sine wave V_{IN} 0,1= 0 to 2.98V, C_L = 0.22 μ F |
| V _{PP} Shutdown Supply Current | I_{PPDN} | _ | _ | 2 | μΑ | SHDN = 1 |
| HV _{OUT} High Level Output | V_{OH} | 214 | _ | _ | V | V_{CC} = 6.5V, V_{PP} = 225V, I_{HVOUT} = 100uA |
| HV _{OUT} Low Level Output | V _{OL} | _ | _ | 1 | V | V_{CC} = 6.5V, V_{PP} = 225V, I_{HVOUT} = -100uA |
| HV Op-Amps Output Offset Voltage | HV _{OFF} - SET | -1.1 | _ | +1.1 | V | |
| HV _{OUT} Output Source Current | I _{HVOUT} (SOURCE | 40 | _ | | mA | $100V \le V_{PP} \le 225V, V_{CC} = 6.5V$ |
| HV _{OUT} Output Sink Current | I _{HVOUT} | 40 | _ | | mA | 100V ≤ V _{PP} ≤ 225V, V _{CC} = 6.5V |
| HV _{OUT} -3 dB Bandwidth | BW _{124Hz} | _ | 124 | | Hz | V_{PP} = 225V, V_{CC} = 6.5V, C_L = 0 to 0.22μF, HV_{OUT} = Full scale output, 25°C ≤ T_J ≤ 60°C, R_{BIAS} = 150 kΩ (Note 1) |
| HV _{OUT} Slew Rate | SR _{HV} | 0.09 | _ | _ | V/μs | V_{PP} = 225V, V_{CC} = 6.5V, C_L = 0.22 μ F |
| Closed Loop Gain | A _V | 72 | 75 | 78 | V/V | V _{PP} = 225V, V _{CC} = 6.5V, No Load |
| Shut Down Input Pin | SHDN | 0.3 | _ | 3.3 | V | _ |
| HV Op-Amps Shutdown Time | t _{SHDN} | | 300 | | ns | V _{PP} = 225V, V _{CC} = 6.5V, SHDN = 0 to 1, V _{IN} 0,1 = 0 (Note 2) |
| HV Op-Amps Wake-Up Time from Shutdown | t _{WKUP} | _ | 2 | | ms | V _{PP} = 225V, V _{CC} = 6.5V, SHDN = 1 to 0, V _{IN} 0,1 = 0 (Note 2) |
| HV Op-Amp Output Preload Capacitor | C _{PRE} | _ | 10 | | nF | Note 2 |
| Output Voltage Comparators | | | | | | |
| Comparator Output High Logic (VOH) | COMP0, | 2 | _ | 3.3 | V | |
| Comparator Output Low Logic (VOL) | COMP1 | 0 | _ | 8.0 | V | |
| Comparator Output Sink Current | C _{ISINK} | _ | -2 | _ | mΑ | Note 1 |
| Comparator Output Source Current | C _{IS-} OURCE | _ | 2 | _ | mA | Note 1 |
| Comparator Input Offset | V_{OFFSET} | _ | 110 | _ | mV | Note 1 |
| Comparator Delay | t _{DELAY} | 0.6 | 1.6 | 2.6 | ms | 1.5 nF at Timer0, 1 pins, R_{BIAS} = 150 k Ω |

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

TEMPERATURE SPECIFICATIONS

| Electrical Characteristics: Unless otherwise specified, for all specifications T _A = T _J = +25°C | | | | | | | |
|--|----------------|-----|-----|------|-------|------------|--|
| Parameter | Symbol | Min | Тур | Max | Units | Conditions | |
| Temperatures Ranges | | | | | | | |
| Operating Junction Temperature | T _J | 0 | _ | +125 | °C | | |
| Storage Temperature | T _A | -55 | _ | +150 | °C | | |
| Package Thermal Resistances | | | | | | | |
| Thermal Resistance (20-Lead | θ_{JC} | _ | 2.2 | _ | °C/W | Note 1 | |
| VQFN) | θ_{JA} | | 43 | _ | °C/W | Note 1 | |

Note 1: 4 Layers FR4 4" X 4" PCB.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated: $T_A = +25$ °C; Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in Junction temperature over the Ambient temperature is not significant.




FIGURE 2-1: Temperature.

I_{PPQ} vs Ambient




FIGURE 2-2: Temperature.

I_{PPDN} vs Ambient




FIGURE 2-3: HVOUT Closed-Loop Gain vs Ambient Temperature.




FIGURE 2-4: 25°C.

RE 2-4: I_{PPQ} Distribution at $T_A =$




FIGURE 2-5: 25°C

 I_{PPDN} Distribution at T_A =




FIGURE 2-6: HVOUT Closed-Loop Gain Distribution at $T_A = 25^{\circ}$ C.

Note: Unless otherwise indicated: $TA = +25^{\circ}C$; Junction Temperature (TJ) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in Junction temperature over the Ambient temperature is not significant.




FIGURE 2-7: High Voltage Frequency Response: Signal vs Frequency (V_{PP} = 225V, V_{CC} = 6.5V, V_{LL} = 3.3V, R_{BIAS} = 150 kΩ, V_{IN} = 0 to 2.98V, Load = 0.22 μF).

3.0 PACKAGE PIN CONFIGURATION AND FUNCTION DESCRIPTION **TOP VIEW SEE THROUGH** 20 19 18 17 16 HVGND S $\frac{1}{2}$ 2 $\frac{2}{2}$ HVOUTO VLL 1 15 2 **SHDN** VIN0 VPP 3 14 **HVGND** VIN1 4 **HVNGD** 5 **HVOUT1** 13 6 **RBIAS** COMP1 HVGND **TIMERO** COMP0 **TIMER1** 8 7 9 12 10 11

FIGURE 3-1: VQFN 20-Lead 4x4 mm.

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| PIN | NAME | FUNCTION | | | | |
|----------------|---------------------|--|--|--|--|--|
| 1 | V_{LL} | Logic Input Voltage Supply | | | | |
| 2 | SHDN | Shutdown Input Pin | | | | |
| 3 | V _{IN} 0 | CH0 Amplifier Input | | | | |
| 4 | V _{IN} 1 | CH1 Amplifier Input | | | | |
| 5 | HVGND | High Voltage Ground | | | | |
| 6 | R _{BIAS} | Bias Reference for High Voltage Amplifiers | | | | |
| 7 | Timer0 | Delay Timer 0 | | | | |
| 8 | Comp0 | Comparator Output 0 | | | | |
| 9 | Timer1 | Delay Timer 1 | | | | |
| 10 | Comp1 | Comparator Output 1 | | | | |
| 11 | V _{CC} | Low Voltage Amplifier Supply | | | | |
| 12 | HVGND | High Voltage Ground | | | | |
| 13 | HV _{OUT} 1 | CH1 High Voltage Amplifier Output | | | | |
| 14 | V_{PP} | High Voltage Amplifier Supply | | | | |
| 15 | HV _{OUT} 0 | CH0 High Voltage Amplifier Output | | | | |
| 16 | HVGND | High Voltage Ground | | | | |
| 17,18 19,20 | NC | No Connection | | | | |
| Pad | HVGND | High Voltage Ground | | | | |

Note: NC pins can be connected to HVGND to reduce the overall thermal resistance from the IC package to the PCB ground plane.

3.1 Logic Voltage Supply Input Pin (V_{1.1})

 V_{LL} is the (3.3V) voltage source required for the comparator pins. A 1 μF bypass capacitor is recommended to be connected at the VLL input pin.

3.2 High Voltage Ground (HVGND)

Ground reference pins for the High Voltage Amplifiers.

3.3 Shutdown Input Pin (SHDN)

The Shutdown input pin is used to deactivate the High Voltage Amplifiers.

3.4 High Voltage Amplifiers Inputs (V_{IN}0, V_{IN}1)

Input data signals for the High Voltage Operational Amplifiers.

3.5 Amplifiers Bias Reference Pin (R_{BIAS})

High Voltage Amplifiers bias reference input pin. A 150 k Ω resistor will set the bias currents for a 124 Hz, - 3 dB bandwidth for 225V sinusoidal waveforms driving 0.22 μF capacitive loads.

3.6 Output Voltage Comparator Output Pins (COMP0, COMP1)

The internal voltage comparators monitors the input data signals, $V_{IN}0/V_{IN}1$, and the High Voltage Amplifier's feedback signals for a short at the amplifiers outputs. The comparators monitor for a 20% (or greater) voltage drop in the output against the input signal before reporting a short flag, COMP0,1 = High or 3.3V.

3.7 Output Voltage Comparators Delay Timer Pins (Timer0, Timer1)

The output voltage comparators monitor the input data signals, $V_{\text{IN}}0/V_{\text{IN}}1$, against the HV Op-Amp feedback signals. If there is a heavy capacitive load the HVOUT signals will slowly increase, appearing to the comparator as a possible short. False triggering is avoided by adding a delay to the input signals of the comparators. A 1.5 nF capacitor will add a 1.6 ms delay time when R_{BIAS} is set to 150 $k\Omega$.

Time Delay = $7.55*R_{BIAS}*C$ (Timer)

3.8 Low Voltage Supply Input Pin for High Voltage Amplifiers (V_{CC})

 V_{CC} is the low voltage supply input pin for the High Voltage Op-Amps, with an operational voltage range of 6V to 7V. When HV56020 and HV56022 are used in the same solution, V_{CC} is intended to be powered from the HV56020 $\,V_{DD}$ output pin. A 2 μF bypass capacitor is recommended to be added close to the V_{CC} pin.

3.9 High Voltage Amplifiers Outputs (HV_{OUT}0, HV_{OUT}1)

High Voltage Amplifiers Output channels.

3.10 High Voltage Amplifiers Supply Input Pin (V_{PP})

Input power supply pin for the High Voltage Op-Amps. V_{PP} is generated by the flyback configuration formed by the internal power MOSFET, the DC-to-DC Controller and the external transformer. The maximum operating voltage is 225V. A 0.1 μ F bypass capacitor is recommended to be added close to the V_{PP} pin.

4.0 FUNCTIONAL DESCRIPTION

The High Voltage Operational Amplifiers operate up to 225V and can source/sink 40 mA minimum peak currents. Amplifiers are designed for a -3 dB bandwidth of 124 Hz for 225V sinusoidal waveforms driving 0.22 μF capacitive loads. In addition, the amplifiers are paired with output voltage comparators to monitor and report short circuit conditions.




FIGURE 4-1: Functional Block Diagram.

4.1 HIGH VOLTAGE OPERATIONAL AMPLIFIERS

The High Voltage Operational Amplifiers operate up to 225V (unipolar) with 40 mA minimum source/sink peak current capabilities and are designed with a fixed 75 V/V gain.

4.1.1 BANDWIDTH

The amplifiers' bandwidth is controlled in part by the internal bias currents set by an external resistor, $R_{BIAS}.$ The internal bias currents can be increased by reducing R_{BIAS} to achieve higher bandwidth. Increasing the bandwidth will lead to higher power consumption. A 150 $k\Omega$ R_{BIAS} will set the bias currents to a 124 Hz -3 dB bandwidth for 225V sinusoidal waveforms driving 0.22 μF capacitive loads.

4.1.2 STABILITY

Amplifiers are designed to operate for a wide range of capacitive loads and to maintain stability when light or no loads are present. 10 nF preload capacitors, C_{PRE} , are recommended to be added in parallel with the outputs $HV_{OUT}0$ and $HV_{OUT}1$. Figure 4-2 illustrates the application diagram using 10 nF preload capacitors.




FIGURE 4-2: Preload Capacitors.

4.1.3 SHORT CIRCUIT DETECTION

Amplifiers are paired with voltage comparators for output short circuit detection. The Output Voltage Comparators, **COMP0** and **COMP1**, are a safety feature designed to check the voltage across the load (haptic actuator) during operation. Comparators monitor the amplifiers' feedback signals against 80% of the input signals, $\mathbf{V_{IN}0}$ and $\mathbf{V_{IN}1}$. If there is a short or failing load (drooping voltage) at the output, a flag (High or 3.3V) will be raised by the comparators for the MCU (controlling host).

Comparators are designed with internal voltage offset, V_{OFFSET} (~110 mV) and delay timer pins, **Timer0** and **Timer1**, to prevent false triggering.

The internal voltage offsets are designed to avoid false triggering due to ground noise when input signals swing close to zero level.

Timer pins add delay compensation to the comparators inputs, $V_{IN}0$ and $V_{IN}1$, by using capacitors at the Timer0 and Timer1 pins. When input signals are step functions (for example square waves), the amplifiers' outputs will slowly charge, producing trapezoidal waveforms. If input signals are not delayed, amplifiers' feedback signals will appear as short when compared to the input signals. A 150 k Ω R_{BIAS} and timer pins with 1.5 nF capacitors will provide a 1.6 ms delay. Figure 4-3 illustrates a false detection event when timer capacitors are not being used.




FIGURE 4-3: False Detection.

4.1.4 SHUTDOWN MODE

The shutdown mode, **SHDN**, disables the internal bias current, allowing for power saving when the amplifiers are not operating. SHDN = High or 3.3 V, disables the amplifiers.

5.0 APPLICATION INFORMATION

The HV56022 is designed for haptic applications where high voltage drive and integration are required.

In haptic applications, communication with the user occurs via the skin's haptic sensory system. Electro-Mechanical Polymer (EMP) Actuators are used in the low frequency band to stimulate the skin's sensory system. The haptic sensory system band frequency range is targeted around 1 Hz to 200 Hz and greater frequencies are used for audible feedback. The HV56022 is designed to drive 0.22 μF actuators at 124 Hz (-3 dB Bandwidth) with 225V sinusoidal waveforms.

Haptic applications require multiple channels to cover parts of the body with susceptible haptic sensory systems. For multiple channel solutions where simultaneous data transmission is not a strict requirement, the HV56020 and HV56022 can be used to add extra channel drive capacity. The HV56020 is a Dual High Voltage Operational Amplifier with a Step-Up Converter and Power MOSFET. The HV56020 is used to add extra dual HV Amplifiers and to generate the required high voltage source, $V_{\rm PP}$. The HV56020's $V_{\rm DD}$ and $V_{\rm LL}$ output voltages can be used to power HV56022's input voltage sources: $V_{\rm CC}$ ($V_{\rm DD}$) and $V_{\rm LL}$.




FIGURE 5-1: Application Block Diagram.

5.1 PCB Layout Guidelines

The High Voltage Amplifiers can operate up to 225V with a 2.5 mA quiescent current (I_{PPQ}) during the idle state mode, dissipating 0.56 watts. During the transmission mode, the peak power can reach up to 3.7 watts (I_{PP} 16.5 mA typical) when driving both HV Amplifiers simultaneously with a 0.22 µF load using a 124 Hz sine wave. Average and peak power levels depend on the load capacitance and the input data waveform characteristics; frequency, amplitude, rise/fall times, and duration. The printed circuit board (PCB) layout design must accommodate for high power dissipation by having a low thermal resistance with the device, HV56022.

During normal operation actuators are expected to operate in burst modes with intermittent idle times, allowing for moderate power consumptions. Power consumption becomes a concern for the continuous mode of operation, where each amplifier can dissipate up to 1.8 watts of instantaneous power. Continuous operation modes will lead to high power consumption and in case of a poorly designed PCB, thermal runaway.

5.1.1 HV56022

The HV56022 consists of dual High Voltage Operational Amplifiers. The HV Amplifiers sit on the package lead frame **Pad** connected to High Voltage Ground, **HVGND**. Most of the heat generated by the device will flow via the package lead frame Pad and a minor heat portion via the package mold compound and to the air via convention.

5.1.2 PCB LAYOUT

The thermal resistance from the device's silicon→die attach→Pad→PCB must be minimal to pull the heat out of the package as fast as possible. Low thermal resistance is achieved by the exposure of the pad's connections to great quantity of copper. It is recommended to use numerous via connections to the internal planes (HVGND connections) and by employing copper pour technique at the Top and Bottom Layers connecting the pads. Figure 5-2 illustrates the suggested layout for the copper pour and via connections in the Top-Layer.

The HVGND copper pour must be continuous throughout most of the PCB Top-Layer and regions containing the HV56022. HVGND connection pathways 1, 2, 3, and 4 must be cleared of components and signal traces to avoid cutting the ground plane and reducing the copper content in the Top Layer (see Figure 5-2). Small footprint components, e.g. 0402 EIA size code, and routing signal traces in the inner layers are recommended. Components for the RT, TON, Timer Delay, and R_{BIAS} pins must be placed out of the HVGND pathways, or at the Bottom-Layer. Trace routing for $V_{IN}0,1$ can be placed in the inner layers to avoid cutting the top ground plane.

Note: The standoff –spacing– for high voltage signal must be maintained in all layers/ planes in accordance with the UL840 pollution level 1; where a 0.56 mm minimum creepage spacing is recommended for 250V DC or AC RMS operation.




FIGURE 5-2: HV56022 Layout.

5.1.3 PCB STACK-UP

The PCB is recommended to have a Stack-Up with at least 4 layers - or higher count preferably - to increase the ground, HVGND, copper content and help with the heat dissipation. The **Top** and **Bottom Layers** must be **2 Oz** while the rest of the planes and layers can be 1 Oz.





FIGURE 5-3: PCB Stack-Up.


6.0 PACKAGING INFORMATION

6.1 **Package Marking Information**

20-Lead VQFN



Example



Legend: XX...X Customer-specific information

Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

Alphanumeric traceability code NNN

Pb-free JEDEC® designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

20-Lead Plastic Quad Flat, No Lead Package (KNX) - 4x4 mm Body [VQFN] 0.40 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Note:

20-Lead Plastic Quad Flat, No Lead Package (KNX) - 4x4 mm Body [VQFN] 0.40 mm Terminal Length

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|-------------------------|-------------|----------------|----------|------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Terminals | N | 20 | | | |
| Pitch | е | | 0.50 BSC | | |
| Overall Height | Α | 0.80 | 0.85 | 0.90 | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | |
| Terminal Thickness | A3 | 0.20 REF | | | |
| Overall Width | Е | 4.00 BSC | | | |
| Exposed Pad Width | E2 | 2.60 2.70 2.80 | | | |
| Overall Length | D | 4.00 BSC | | | |
| Exposed Pad Length | D2 | 2.29 | 2.39 | 2.49 | |
| Terminal Width | b | 0.20 | 0.25 | 0.30 | |
| Terminal Length | L | 0.35 | 0.40 | 0.45 | |
| Terminal-to-Exposed Pad | K | 0.25 REF | | | |
| Terminal-to-Exposed Pad | K2 | 0.56 REF | | | |

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

20-Lead Plastic Quad Flat, No Lead Package (KNX) - 4x4 mm Body [VQFN] 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|---------------------------------|-------------|------|------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | | |
| Center Pad Width | X2 | 2.4 | | |
| Center Pad Offset | X3 | | | 1.38 |
| Center Pad Length | Y2 | | | 2.80 |
| Contact Pad Spacing | C1 | | 3.90 | |
| Contact Pad Spacing | C2 | | 4.10 | |
| Contact Pad Width (X20) | X1 | | | 0.30 |
| Contact Pad Length (X20) | Y1 | | | 0.75 |
| Contact Pad to Center Pad (X20) | G1 | 0.20 | | |
| Thermal Via Diameter | V | | 0.30 | |
| Thermal Via Pitch | EV | | 1.00 | |

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

HV56022

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2020)

· Initial release of this document.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO Device | <u>[X]</u> ⁽¹⁾ Tape and Reel Option | -X Temperature Range | /XXX Package | Example a)HV5602 | 9s: 2T-V/KNX: | Dual High Voltage Operational Amplifiers Industrial Temperature, 20-Lead VQFN Package |
|------------------------|---|--------------------------------------|-----------------|---------------------|--------------------------|---|
| Device: Media Type | HV56022: Dual High Volt T = 3300/Reel fo | | mplifiers | Note 1: | number des purposes a | Reel identifier only appears in the catalog part scription. This identifier is used for ordering nd is not printed on the device package. Check ficrochip Sales Office for package availability |
| Temperature- Range: | | 5°C (Industrial) ee/RoHS Complian | nt | | pe and Reel option. | |
| Package: | KNX = 20-Lead Ver 4 x 4 x 0.9 n | ry Thin Quad Flatpa nm VQFN | ack) | | | |

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5824-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820