EE2020 Digital Fundamentals

(L3: Logic Gates)

Prof. Massimo Alioto

Dept of Electrical and Computer Engineering Email: massimo.alioto@nus.edu.sg

EE2020 Digital Fundamentals - XU YP

1

Outline

- · Logic gate introduction
 - AND/NAND, OR/NOR, NOT/Buffer, XOR/NXOR
- Implementation of Boolean function using gates
- · Design simplification by algebra manipulation
- Positive and negative logics
- · Commercial logic gates

EE2020 Digital Fundamentals - XU YP

Logic Gate Introduction

 Logic gates are digital circuits that implement the Boolean operations


Basic Logic Gates:

Gate	Symbol	Function (F)	Gate	Symbol	Function (F)
AND	A	$A \cdot B$	NAND	A B	$\overline{A\cdot B}$
OR	A DF	A + B	NOR	A B	$\overline{A+B}$
NOT	A	Ā	Buffer	A — F	A

EE2020 Digital Fundamentals - XU YP

3

AND and NAND Gates



Truth Table (AND, NAND):

Α	В	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
1	0	0	1
0	1	0	1
1	1	1	0

AND

• F is TRUE only when both A and B are TRUE

NAND

• F is FALSE only if both A and B are TRUE

EE2020 Digital Fundamentals - XU YP

OR and NOR Gates

$$\begin{array}{ccc}
A & & & & & & & & & & \\
B & & & & & & & & & \\
A & & & & & & & & \\
A & & & & & & & \\
A & & & & & & & \\
A & & & & & & & \\
A & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & & & & \\
A & & & & & & \\
B & & & \\
B & & & \\
B & & & & \\
B & & & \\
B$$

Truth Table (OR, NOR):

Α	В	A + B	$\overline{A+B}$
0	0	0	1
1	0	1	0
0	1	1	0
1	1	1	0

OR

• F is FALSE only when both A and B are FALSE


NOR

• F is TRUE only if both A and B are FALSE

EE2020 Digital Fundamentals - XU YP

5

XOR, XNOR gates



Truth Table (XOR, XNOR):

Α	В	$A \oplus B$	$\overline{A \oplus B}$
0	0	0	1
1	0	1	0
0	1	1	0
1	1	0	1

XOR

• **F** is TRUE if **A** ≠ **B**

XNOR

• **F** is TRUE if **A** = **B**

EE2020 Digital Fundamentals - XU YP

Implementation of Boolean Function using Logic Gates

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.

$$F(x, y, z) = \overline{w}\overline{x}z + \overline{w}xz + xyz + wxy$$

$$F(a,b,c,d) = ab\bar{c} + abc + bcd + \bar{a}cd + a\bar{b}\bar{c}d$$


EE2020 Digital Fundamentals - XU YP

7


Implementation of Boolean Function using Logic Gates

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4._

 $F(w,x,y,z)=\overline{w}\overline{x}z+\overline{w}xz+wyz+wxz$ if AND5 or more is needed: two-level ANDing (same for OR). For others: De Morgan's laws



Gate count = 7



 $F(a,b,c,d) = ab\overline{c} + abc + bcd + \overline{a}cd + a\overline{b}\overline{c}d$

Gate count = 11

EE2020 Digital Fundamentals - XU YP

Implementation of Boolean Function using Logic Gates – cont.

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.

$$F(a,b,c) = (a+b+\bar{c})(a+c)(\bar{a}+\bar{b}+c)(a+\bar{b}+\bar{c})$$


EE2020 Digital Fundamentals - XU YP

9

Implementation of Boolean Function using Logic Gates – cont.

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.

$$F(a,b,c) = (a+b+\bar{c})(a+c)(\bar{a}+\bar{b}+c)(a+\bar{b}+\bar{c})$$



Gate count = 8

EE2020 Digital Fundamentals - XU YP

Boolean Function Simplification using Algebra Manipulation

- To reduce the hardware cost, the Boolean function can be simplified before implemented using logic gates
- A simplified Boolean Function contains a minimal number of literals and terms such that no other expression with fewer literals and terms will represent the original function
- · Simplification can be done by
 - Algebra manipulation using postulates and theorem
 - Karnaugh Map

EE2020 Digital Fundamentals - XU YP

11

Boolean Function Simplification

```
F(a,b,c,d) = a\bar{b}\bar{c} + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d
= \bar{a}\bar{b}\bar{c} + \bar{a}b\bar{c}(\bar{d}+d)
= \bar{a}\bar{c}(\bar{b}+b) \qquad \leftarrow (A+\bar{A}=1)
= \bar{a}\bar{c}
Before simplification:
After simplification:
Gate count = 3
Gate count = 8
(62.5\% reduction!)
```

Boolean Function Simplification

(Relook at the first examples on Slide 7):


$$F(x,y,z) = \overline{w}\overline{x}z + \overline{w}xz + xyz + wxy$$

$$= \overline{w}z(\overline{x} + x) + w(xy) + z(xy)$$

$$= \overline{w}z + w(xy) + z(xy) \qquad \longleftarrow (A + \overline{A} = 1)$$


$$= \overline{w}z + wxy \qquad \longleftarrow (AB + \overline{A}C + BC = AB + \overline{A}C) - \text{consensus}$$

Before simplification:



Gate count = 7

After simplification:



Gate count = 4

(43% reduction!)

EE2020 Digital Fundamentals - XU YP

13

Boolean Function Simplification

(Relook at the second examples on Slide 7):

$$F(a,b,c,d) = ab\bar{c} + abc + bcd + \bar{a}cd + a\bar{b}\bar{c}d$$

$$= ab(\bar{c}+c) + bcd + \bar{a}cd + a\bar{b}\bar{c}d$$

$$= a[b+\bar{b}(\bar{c}d)] + bcd + \bar{a}cd \qquad \longleftarrow (A+\bar{A}=1)$$

$$= a(b+\bar{c}d) + bcd + \bar{a}cd \qquad \longleftarrow (A+\bar{A}\cdot B=A+B)$$

$$= [ab+\bar{a}(cd)+b(cd)] + a\bar{c}d$$

$$= ab+\bar{a}cd + a\bar{c}d \qquad \longleftarrow (AB+\bar{A}C+BC=AB+\bar{A}C) - \text{consensus}$$

$$\underline{\text{Before simplification:}}$$

$$\underline{\text{After simplification:}}$$

Gate count = 11

EE2020 Digital Fundamentals - XU YP

Gate count = 6

(45.5% reduction!)

Some Guidelines for Simplification of Boolean Function (in SOP)

- · Three most used theorems:
 - (1) $AB + A\overline{B} = A$ (Absorption)
 - $(2) A + \bar{A} \cdot B = A + B$
 - (3) $AB + \bar{A}C + BC = AB + \bar{A}C$ (Consensus)
- Apply (1) until it cannot be applied further
- Apply (2) until it cannot be applied further
- Go back to (1) and then (2) until they can no longer be applied
- Apply (3) until it cannot be applied further
- Go back to (1), (2) and then (3) until none of them can be applied
- It can then be assumed that the function is simplified
- Empirical: the result is usually close to minimal, but may not be the minimal
- · Cumbersome: other methods are much easier and quick


EE2020 Digital Fundamentals - XU YP

15

Positive and Negative Logic

- Positive and negative logic map the physical voltage (H, L) in a gate correspondence to a logic value
- Positive logic (Active high)
 - − Voltage "H" (i.e. V_{DD}) → interpreted as logic "1" or "True"
 - Voltage "L" (i.e. Gnd or 0V) → interpreted as logic "0" or "False"
- Negative Logic (Active low)
 - Voltage "L" (i.e. Gnd or 0V) → interpreted as logic "1" or "True"
 - Voltage "H" (i.e. V_{DD}) → interpreted as logic "0" or "False"

Example:



EE2020 Digital Fundamentals - XU YP

graphically: put a bubble at each active-low I/O signal (for given voltage level, X.L is the complement of X.H)


Positive and Negative Logic – cont.

A physical gate implements two different functions when using positive or negative logic (to have negative logic, both inputs and output need to be complemented)

X.H → Logic value X represented in positive logic

 $X.L \rightarrow \text{Logic value X represented in negative logic}$

bubbles to specify active-low I/Os



0

1

0

1

Pos. logic

Α	В	F	
L	L	L	ľ
L	Η	L	
Н	L	L	
Н	Н	Н	

physical gate
Physical truth table

Neg. logic

D.E -				
A.L	B.L	F.L		
1	1	1		
1	0	1		
0	1	1		
0	0	0		
OR				

If I use a physical positive AND gate, I actually get an OR gate when applying/reading active-low signals

Physical voltage levels

EE2020 Digital Fundamentals - XU YP

1

1

17

Conversion of Inverter between Positive and Negative Logic

Voltage level	Positive logic value	Negative logic value
Н	1	0
L	0	1

Conversion of a signal:

$$X.H = \overline{X}.L$$
$$X.L = \overline{X}.H$$

⇒ add bubble at both input/output to represent them in negative logic

Graphical approach to find equivalent gate in negative logic from positive: which physical gate should we use to achieve same function but in negative logic? (apply active-low inputs, express output as active-low signal)

manipulate to complement all I/Os

$$X.H$$
 \longrightarrow $F = \bar{X}.H$ \longrightarrow $X.L$ \longrightarrow $F = \bar{X}.L$ \longrightarrow $X.L$ \longrightarrow $Y.L$

Equivalently, same can be done through Boolean algebra:

$$F.H = \overline{X.H} \rightarrow \overline{F.H} = X.H = \overline{\overline{X}}.H \rightarrow F.L = \overline{X}.L$$

Similarly, it could be done through truth tables.

Note that there is only ONE physical inverter

EE2020 Digital Fundamentals - XU YP

Conversion between Positive and Negative Logic of Other Gates

```
if I have positive physical gates, what function do I implement with
   AND gate:
                               them in negative logic? (hint: complement all I/Os, find new function)
                                                                               A.H
B.H
      F.H = A.H \cdot B.H \leftarrow AND (in positive logic)
      \overline{F.H} = \overline{A.H \cdot B.H} = \overline{A.H} + \overline{B.H}
      F.L = A.L + B.L \leftarrow OR (in negative logic)
                         bubbles to specify active-low I/Os (i.e., the actual voltage is the complement)
       F.H = A.H + B.H \leftarrow OR (in positive logic)
      \overline{F.H} = \overline{A.H} + \overline{B.H} = \overline{A.H} \cdot \overline{B.H}
      F.L = A.L \cdot B.L \leftarrow AND (in negative logic)
   NAND gate:
                                                                                             NOR in negative logic
       F.H = \overline{A.H \cdot B.H} \rightarrow \overline{F.H} = A.H \cdot B.H = \overline{A.H} + \overline{B.H} \rightarrow F.L = \overline{A.L + B.L}
            A.H _
B.H _
                         )~ F.H
                                                                                            NAND in negative logic
    NOR gate:
       F.H = \overline{A.H + B.H} \ \rightarrow \overline{F.H} = A.H + B.H = \overline{A.H} \cdot \overline{B.H} \ \rightarrow \ F.L = \overline{A.L \cdot B.L}
EE2020 Digital Fundamentals - XU YF
```

Conversion between Positive and Negative logics (cont.)

Gate	Positive logic	Negative logic	Remark
AND	A.H = F.H	A.L - F.L	Both are physical AND gate
OR	A.HF.H	A.L F.L	Both are physical OR gate
NAND	A.H - F.H	A.L.—F.L	Both are physical NAND gate
NOR	A.H — F.H	AL -F.L	Both are physical NOR gate

^{*}Mixed logic (both positive and negative logics) allows a Boolean function to be implemented with only one type of physical gate

EE2020 Digital Fundamentals - XU YP

Bubble Pushing Rule to Rearrange Logic and Transform (N)AND/(N)OR

Practical rule to account for active-low signals and mix with active-high: think in terms of positive logic, and complement active-low inputs/outputs.

How to rearrange logic through graphic manipulations in the presence of bubbles:

- two adjacent bubbles gets simplified $\longrightarrow \longrightarrow \longrightarrow F = \overline{\overline{A}} = A$
- bubbles at the input of an AND gate can be "pushed" at its output, and the gate is transformed into a NOR gate (similarly, NAND becomes OR)

$$\overline{A} \cdot \overline{B} = \overline{A + B}$$
De Morgan's law

- bubbles at the input of an OR gate can be "pushed" at its output, and the gate is transformed into a NAND gate (similarly, NOR becomes AND)

$$\overline{A} + \overline{B} = \overline{A \cdot B}$$
De Morgan's law


EE2020 Digital Fundamentals - XU YP

21

Example – Implementation in <u>Positive</u> Logic

Implement the following Boolean function in $\underline{\text{positive logic}}$ using only \mathbf{NOR} gates and inverters

$$F = \overline{\left(\overline{A} \cdot B + \overline{A \cdot C}\right)}$$




Example – Implementation in Negative and Mixed Logic

Implement the following Boolean function in negative logic where signals are active low using only NOR gates and inverters

$$F = \overline{(\overline{A} \cdot B + \overline{A \cdot C})}$$

Just insert inverters at inputs and outputs and perform same steps as previous slide:



In case of mixed logic at inputs or outputs (positive & negative), just add inverters (bubbles) as needed and rearrange according to the same rules

EE2020 Digital Fundamentals - XU YP

23

Commercial logic gate ICs

- 74xxx Series
 - TTL family (Transistor-Transistor Logic)
 - Use Bipolar or CMOS technology
- Name convention
 - 1st field: 2 or 3 letters → Manufacturer (sometimes omitted)
 - 2nd field: 74 → Commercial temperature range (54 → Military)
 - 3rd field: 4 letters → Logic sub-family
 - 4th field: 2 or more digits → Type of device
 - 5th field: Type of package or other information (sometimes omitted)

National Semiconductor (SN = Texas instruments) Low power Schottky

Commercial temperature range Hex inverters with Schmitt trigger inputs


EE2020 Digital Fundamentals - XU YP

74 series Logic Sub-families (3rd field)

- TTL (Bipolar)
 - 74L → Low power
 - 74H → High speed
 - 74LS → Low power Schotty
 - 74AS → Advanced low power schotty
 - 74ALS → Advanced low power schotty
- CMOS (not TTL, but retains some compatibility) (same part numbers as bipolar are retained to identify the function)
 - 74C → CMOS 4-15V
 - 74HC → High speed
 - 74AC → Advanced CMOS
 - 74LVC → Low voltage, 1.65 to 3.3V
 - 74LVX → 3.3V with 5V tolerant inputs
 -

EE2020 Digital Fundamentals - XU YP

Some 74 series Logic gates



Summary

- Logic gate is a circuit that implement Boolean operations
- AND and NAND gates
- OR and NOR gates
- XOR and XNOR gates
- Boolean function implementation using logic gates
- Boolean function simplification using algebra postulates and theorems
- · Positive and negative logics
 - Definition
 - Physical gates with positive and negative logics
 - Physical truth table and logic truth table
 - Conversion between positive and negative logics
 - Gates with mixed logic

EE2020 Digital Fundamentals - XU YP