
EE2020 Tutorial 5 - Solutions

1.

We are required to find the magnitude, *M*, of a 4-bit number, *N*, expressed in 2's complement notation. A 4-bit parallel adder (74'283) is used.

In a circuit implementation, the magnitude of a 2's complement is found by inverting all the bits of a number and adding 1 to it if the number is negative. We can equivalently write M = N if N is positive. Else M = complement(N) + 1 if N is negative (i.e., B=N if $N_3=0$, B=NOT(N) if $N_3=1$; both conditions are achieved by summing $000N_3$).



2. A 3-to-8 decoder (74'183) is here used. $NOT(E_1)$, $NOT(E_2)$ and $NOT(E_3)$ are the active-high enable signals.

$$A_2 = A, A_1 = B, A_0 = \overline{C}, E_3 = H, E_2 = L, E_1 = D$$

Denote Z_1 , Z_3 , Z_4 , Z_7 to be the inputs to NAND gate. Then,

$$\begin{split} \overline{Z}_1 &= \overline{A}_2 \ \overline{A}_1 \ A_0 \cdot E_3 \ \overline{E}_2 \overline{E}_1 = \overline{A} \ \overline{B} \ \overline{C} \cdot \overline{D} \\ \overline{Z}_3 &= \overline{A}_2 \ A_1 A_0 \cdot E_3 \ \overline{E}_2 \overline{E}_1 = \overline{A} \ \overline{B} \ \overline{C} \cdot \overline{D} \\ \overline{Z}_4 &= A_2 \ \overline{A}_1 \overline{A}_0 \cdot E_3 \ \overline{E}_2 \overline{E}_1 = \overline{A} \ \overline{B} \ \overline{C} \cdot \overline{D} \\ \overline{Z}_7 &= A_2 \ A_1 A_0 \cdot E_3 \ \overline{E}_2 \overline{E}_1 = \overline{A} \ \overline{B} \ \overline{C} \cdot \overline{D} \\ X.H &= \overline{Z}_1 \cdot \overline{Z}_3 \cdot \overline{Z}_4 \cdot \overline{Z}_7 \\ X.L &= \overline{Z}_1 \cdot \overline{Z}_3 \cdot \overline{Z}_4 \cdot \overline{Z}_7 \\ &= \overline{\overline{A} \ \overline{B} \ \overline{C} \ \overline{D} \cdot \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} \\ &= \overline{\overline{A} \ \overline{B} \ \overline{C} \ \overline{D} + \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} + \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} + \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} \\ \end{split}$$

The problem can also be done using viewing NAND as an OR with complimented inputs. That will do a bubble-to-bubble cancellation, and we can easily obtain X as

$$X.H = \overline{A} \, \overline{B} \, \overline{CD} + \overline{A} \, \overline{B} \, \overline{CD} + \overline{A} \, \overline{B} \, \overline{CD} + \overline{A} \, \overline{B} \, \overline{CD}$$
$$X.L = \overline{\overline{A}} \, \overline{\overline{B}} \, \overline{\overline{CD}} + \overline{\overline{A}} \, \overline{\overline{B}} \, \overline{\overline{CD}} + \overline{\overline{A}} \, \overline{\overline{B}} \, \overline{\overline{CD}} + \overline{\overline{A}} \, \overline{\overline{B}} \, \overline{\overline{CD}}$$

3. a) Table I

b)

S_3	S_2	S_1	S_0	Value (decimal representation		
				of 2's complement)		
0	0	0	0	0		
0	0	0	1	1		
0	0	1	0	2		
0	0	1	1	3		
0	1	0	0	4		
0	1	0	1	5		
0	1	1	0	6		
0	1	1	1	7		
1	0	0	0	-8		
1	0	0	1	-7		
1	0	1	0	-6		
1	0	1	1	-5		
1	1	0	0	-4		
1	1	0	1	-3		
1	1	1	0	-2		
1	1	1	1	-1		

Table II: Modifications to comparator output for signed comparison

1 4010 111	tuble in hypermeations to comparator output for signed comparison						
Sign Bits		A > B Output	A = B	A< B Output			
A_3	B_3		Output				
0	0	No change	No change	No change			
0	1	Invert output	No change	Invert output			
1	0	Invert output	No change	Invert output			
1	1	No change	No change	No change			

After we write down Table I, it is clear that if A and B are of the same sign, then the magnitude comparator will give the correct outputs. However if A and B are of opposite sign, then the magnitude comparator outputs will be incorrect. It is easy to see from Table II that if A and B are of opposite sign we need to invert the A>B and A<B outputs of the magnitude comparator. An EX-OR gate can be used to detect whether A and B are of opposite sign. The output of the EX-OR gate can be used to invert the comparator outputs as appropriate.

OUTPUT(A=B)

output(A=B) always gives correct result

OUTPUT(A>B), OUTPUT(A<B)


0 0: + + => all outputs need to be kept as they are

- 0 1: + => output(A>B) should be 1, but in the above table it would be 0 (since neg. no. has always binary representation greater than pos. no.) => invert output(A>B) and output(A<B)
- 0 1: + => output(A>B) should be 0, but in the above table it would be 1 (since a negative number always has binary representation greater than pos. no.) => invert output(A>B) and output(A<B)
- 1 1: - => since 2's compl representation of a negative number is higher for larger (less negative) number => keep output(A>B) and output(A<B) as they are

Voltage table of 74'85

Voltage Table

Comparing Inputs			Cascading Inputs			Outputs			
A ₃ , B ₃	A ₂ , B ₂	A ₁ , B ₁	A ₀ , B ₀	(A>B).I N	(A <b).i N</b).i 	(A=B).I N	(A>B)	(A <b)< th=""><th>(A=B)</th></b)<>	(A=B)
A ₃ >B ₃	X	X	Х	Х	Х	Х	Н	L	L
A ₃ <b<sub>3</b<sub>	X	X	X	Χ	X	X	L	Н	L
	$A_2 > B_2$	X	X	X	X	X	Н	L	L
A ₃ =B ₃	A ₂ <b<sub>2</b<sub>	X	X	Χ	X	Χ	L	Н	L
	A ₂ =B ₂	A ₁ >B ₁	X	Χ	X	X	Н	L	L
	A ₂ =B ₂		X	Χ	X	X	L	Н	L
A ₃ =B ₃	$A_2 = B_2$	A ₁ =B ₁	$A_0 > B_0$	Χ	X	X	Н	L	L
A ₃ =B ₃	$A_2 = B_2$	A ₁ =B ₁	$A_0 < B_0$	Χ	X	X	L	Н	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	$A_0 = B_0$	Н	L	L	Н	L	L
A ₃ =B ₃	$A_2 = B_2$	A ₁ =B ₁	$A_0 = B_0$	L	Н	L	L	Н	L
A ₃ =B ₃	$A_2 = B_2$	A ₁ =B ₁	$A_0 = B_0$	Х	X	Н	L	L	Н
A ₃ =B ₃	$A_2 = B_2$	A ₁ =B ₁	$A_0 = B_0$	Н	H	L	L	L	L
A ₃ =B ₃	$A_2 = B_2$	A ₁ =B ₁	$A_0 = B_0$	L	L	L	Н	Н	L



Cascading inputs (they represent lower-order bits) are configured so that they do not affect any output. Since they affect output only if inputs are equal, we want to generate output as if they are equal \Rightarrow (A>B).IN = 0, (A=B).IN = 1, (A<B).IN = 0.


4.

(a)

Let (A, B, C) be the 3-bit input. Then with connections as shown, Z = B when A=C else Z = 0.

(b)

A	В	C	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



If we connect A and C to S_1 and S_0 , respectively, in a 4-bit multiplexer then it is obvious from the problem statement (or the truth table) that if the connection to I_0 - I_3 are as shown, the function can indeed be implemented with a 4-bit multiplexer.

