# EE2020 Digital Fundamentals

(L5 - Combinational logic)

**Prof. Massimo Alioto** 

Dept of Electrical and Computer Engineering Email: massimo.alioto@nus.edu.sg

EE2020 Digital Fundamentals - XU YP

1

#### **Outline**

- Introduction
- Binary adders
  - Half adders, full adders, ripple adders.
- Magnitude comparators
- Decoders, BCD to 7-segment decoders
- Encoders, Multiplexers
- Demultiplexers
- Tri-state logic elements

EE2020 Digital Fundamentals - XU YP


#### Introduction

- There are two types of logic circuits
  - Combinational and sequential logic circuits
- Combinational logic
  - The output depends only on the current inputs
- Sequential logic
  - The output depends on both past and present inputs, which implies that there is a memory element in the sequential circuit
- Combinational logic circuits implement some commonly used logic functions in a single chip
- The scale of integration for combinational logic is considered medium (10- 1000gates), thus is called MSI (medium scale integration)
- The advantages of using MSI are low cost, small area, low power consumption and high reliability.

EE2020 Digital Fundamentals - XU YP

3

# 4-bit magnitude comparator – logic gate implementation vs. MSI



30 gate ICs are needed if it were implemented by individual gates




7485 4-bit magnitude comparator circuit diagram

7485 (MSI) (4-bit magnitude comparator)



EE2020 Digital Fundamentals - XU YP

# BCD-to-7 segment decoder – Logic gate implementation vs. MSI



#### **Approach to Learning MSI Devices**

- Understand the function of the MSI devices.
- Understand how the function of the device is described? (Voltage table or Boolean expression)
- What are the practical applications of the MSI devices?
- Design using MSI(s)

EE2020 Digital Fundamentals - XU YP

# **Binary Adders**

- Perform addition of two binary numbers
- Half-adder
- Full adder
- MSI adder


EE2020 Digital Fundamentals - XU YP

7

#### **Half Adders**

• It's a one bit binary adder with two inputs of  $A_i$  and  $B_i$ 

$$\begin{array}{c} 0+0=0 \\ 0+1=1 \\ 1+0=1 \\ 1+1=10 \end{array} \qquad \begin{array}{c} \text{Carry} \Rightarrow C_{i+1} \\ A:A_{n} \dots A_{i+1} A_{n} \dots A_{0} \\ B:B_{n} \dots B_{i+1} B_{i} \dots B_{0} \\ \text{Sum} \Rightarrow S_{i} \end{array}$$



A <sub>i</sub>	B <sub>i</sub>	Sumi	Carry <sub>i+1</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$S_i = \overline{A}_i B_i + A i \overline{B}_i$$
$$C_{i+1} = A i B i$$

Carry in from *i-1* bit cannot be added

EE2020 Digital Fundamentals - XU YP

#### **Full Adders**

• Full adders can use the carry bit from the previous stage of addition



$A_i$	B <sub>i</sub>	$C_i$	Si	C <sub>i+1</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

EE2020 Digital Fundamentals - XU YP

#### **Full Adders (cont.)**

#### K-map for SUM

#### 00 0 01 1 11 0 10

Note:  $C_{i+1}$  is not a MSOP, but less overall hardware is reqd. if we use this expression. It allows sharing of A<sub>i</sub> XOR B<sub>i</sub> between SUM<sub>i</sub> and C<sub>i+1</sub>.

#### K-map for CARRY

B <sub>i</sub> C <sub>i</sub>	0	1
00	0	0
01	0	1
11	(1)	1
10	0	1

$$\begin{split} SUM &= \overline{A}_i \overline{B}_i C_i + \overline{A}_i B_i \overline{C}_i + A_i \overline{B}_i \overline{C}_i + A_i B_i C_i \\ &= \overline{A}_i (\overline{B}_i C_i + B_i \overline{C}_i) + A_i (\overline{B}_i \overline{C}_i + B_i C_i) \end{split}$$

$$= A_i(D_i O_i + D_i O_i) + A_i(D_i O_i + D_i O_i)$$

$$= \overline{A}_i \big( B_i \oplus C_i \big) + A_i \big( \overline{B_i \oplus C_i} \big)$$

 $= A_i \oplus B_i \oplus C_i$ 


$$SUM = \overline{A}_i \overline{B}_i C_i + \overline{A}_i B_i \overline{C}_i + A_i \overline{B}_i \overline{C}_i + A_i B_i C_i \\ C_{i+1} = A_i B_i + A_i \overline{B}_i C_i + \overline{A}_i B_i C_i$$


$$=A_iB_i+C_i(A_i\overline{B}_i+\overline{A}_iB_i)$$

$$= A_i B_i + C_i (A_i \oplus B_i)$$

EE2020 Digital Fundamentals - XU YP

#### **Full Adder Circuit**





#### Parallel Adders (cont.)

- In general, *n* full adders can be used to form a *n*-bit adder
- Carry ripple effect
  - Carry bits have to propagate from one stage to the next
  - Inherent propagation delays associated with this carry propagation
  - Output of each full adder is therefore not available until the carry-in from the previous stage is calculated
  - As the carries ripple through the chain  $\rightarrow$  also known as ripple adders
- This relatively slow rippling effect is substantially minimized in commercial MSI chips by using *carry look ahead circuitry*
- Otherwise, addition may be unacceptably slow ~ 1.28  $\mu$ S to add 32 bit binary numbers


\*Read about how carry look-ahead circuits work yourself

EE2020 Digital Fundamentals - XU YP

13


#### **MSI Parallel Adders**

#### 4-bit Parallel Adder



- Commonly used chips are 74'83 and 74'283
- They are functionally the same, but have different pin configurations
- · Both feature carry look ahead circuitry

#### An 8-bit adder constructed from two 74'283 adders



EE2020 Digital Fundamentals - XU YP

#### **Binary Subtractors**


- Binary adders can be used to perform subtraction if the two binary numbers are their 2's complement
- Therefore, no separate subtractor MSI is available

EE2020 Digital Fundamentals - XU YP

1

#### **Magnitude Comparator**

 Outputs are functions of relative magnitudes of 2 input binary numbers, A and B



Functional block diagram

EE2020 Digital Fundamentals - XU YP

# **Magnitude Comparator truth table**

Two-bit magnitude comparator

A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	(A > B)	(A = B)	(A < B)
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

EE2020 Digital Fundamentals - XU YP

17


#### K-maps for A>B and A<B

A>B

$A_1A_0$ $B_1B_0$	00	01	1 1	10
00	0	1		1
01	0	0	1	1
11	0	0	0	0
10	0	0	(1	0

$$(A > B) = A_1 \overline{B}_1 + A_0 \overline{B}_1 \overline{B}_0 + A_1 A_0 \overline{B}_0$$


A<B



$$(A < B) = \overline{A}_1 B_1 + \overline{A}_1 \overline{A}_0 B_0 + \overline{A}_0 B_1 B_0$$

EE2020 Digital Fundamentals - XU YP

#### K-map for A=B



$$(A = B) = \overline{A}_1 \overline{A}_0 \overline{B}_1 \overline{B}_0 + \overline{A}_1 A_0 \overline{B}_1 B_0$$
$$+ A_1 A_0 B_1 B_0 + A_1 \overline{A}_0 B_1 \overline{B}_0$$

This can be generated indirectly using (A<B) and (A>B)




$$(A=B)=\overline{(A < B)}\cdot\overline{(A > B)}$$

EE2020 Digital Fundamentals - XU YP

19

#### **MSI Magnitude Comparator**

- 74'85 magnitude comparator
  - Compares two 4-bit inputs
  - Supports cascading



Functional block diagram

EE2020 Digital Fundamentals - XU YP

#### Cascading 74'85

- Cascading inputs allow realization of a comparator of length 4N.
- Note:
  - if the 4 MSB's of A are greater than the 4 MSB's of B, then A>B is
     True regardless of cascading inputs from previous stage
  - if the 4 MSB's of A are less than the 4 MSB's of B, then A<B is True regardless of cascading inputs from previous stage.
  - if the 4 MSB's of A are equal to the 4 MSB's of B, then output depends on cascading inputs from previous stage

EE2020 Digital Fundamentals - XU YP

21


#### Voltage table of 74'85

#### Voltage Table

Co	mparii	omparing Inputs Cascading Inputs Outputs							
A <sub>3</sub> , B <sub>3</sub>	A <sub>2</sub> , B <sub>2</sub>	A <sub>1</sub> , B <sub>1</sub>	A <sub>0</sub> , B <sub>0</sub>	(A>B).I N	(A <b).i N</b).i 	(A=B).I N	(A>B)	(A <b)< th=""><th>(A=B)</th></b)<>	(A=B)
A <sub>3</sub> >B <sub>3</sub>	Χ	Χ	Χ	Х	Χ	Χ	Н	L	L
$A_3 < B_3$	Χ	Χ	Χ	Х	Χ	Χ	L	Н	L
$A_3=B_3$	$A_2>B_2$	Χ -	Χ,	Х	Χ	Χ	Н	L	L
$A_3=B_3$	$A_2 < B_2$	Χ	Χ	Х	Χ	Χ	L	Н	L
$A_3=B_3$	$A_2=B_2$	$A_1>B_1$	Χ	Х	Χ	Χ	Н	L	L
	$A_2=B_2$		Χ	Х	Χ	Χ	L	Н	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0 > B_0$	Х	Χ	Χ	Н	L	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0 < B_0$	Х	Χ	Χ	L	Н	L
$A_3=B_3$	$A_2=B_2$	A <sub>1</sub> =B <sub>1</sub>	$A_0=B_0$	Н	L	L	Н	L	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	L	Н	L	L	Н	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	Х	Χ	Н	L	L	Н
		$A_1=B_1$		Н	H	L	L	L	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	L	L	L	Н	Н	L

EE2020 Digital Fundamentals - XU YP

# 8-bit Magnitude Comparator




8-bit magnitude comparator designed using two 4-bit comparators

EE2020 Digital Fundamentals - XU YP


23


#### **Decoder**

- A decoder is a circuit element that will decode an N-bit code.
- It activates an appropriate output line as a function of the applied N-bit input code



EE2020 Digital Fundamentals - XU YP





#### MSI Decoder 74'138 - cont.

- A 74'138 functions as a decoder only if all 3 ENABLE inputs are asserted. Otherwise, all 8 active low outputs are de-asserted (H voltage).
- The ENABLE inputs can also be conveniently used for expanding the decoder
- In general, larger decoders can be constructed from smaller decoders using some additional circuitry

EE2020 Digital Fundamentals - XU YP

27

# Realization of a 4-16 decoder 4-to-16 decoder Lenctional block diagram Top decoder is enabled only if A3 = 0. Bottom decoder is enabled only if A3 = 1. Hence, output is unique. Multiple enable inputs ensure that no inverters are needed!

#### **BCD-to-7 Segment Decoder**

 Converts a BCD number into signals required to display that number on a 7-segment display




- 7-segment displays are of 2 types: common anode and common cathode
- Common anode display has all LED anodes connected and is active low, whereas the common cathode display is active high

EE2020 Digital Fundamentals - XU YP


29

#### **BCD-to-7 Segment Decoder – cont.**



#### **MSI BCD-to-7 Segment Decoder**

• Examples of commercial BCD-to-7 segment decoders are 74'47 (active low) and 74'48 (active high)



31

Voltage tables for 74'48

	Inputs									(	Dutput	is		
Decimal or Function	LT	RBI	D	С	В	Α	BI/RBO	а	b	С	d	е	f	g
0	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L
1	Н	Χ	L	L	L	Н	Н	L	Н	Н	L	L	L	L
2	Н	Χ	L	L	Н	L	Н	Н	Н	L	Н	Н	L	Н
3	Н	X	L	L	Н	Н	Н	Н	Н	Н	Н	L	L	Н
4	Н	Χ	L	Н	L	L	Н	L	Н	Н	L	L	Н	Н
5	Н	Χ	L	Н	L	Н	Н	Н	L	Н	Н	L	Н	Н
6	Н	X	L	Н	Н	L	Н	L	L	Н	Н	Н	Н	Н
7	Н	Χ	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L
8	Н	Х	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
9	Н	X	Н	L	L	Н	Н	Н	Н	Н	L	L	Н	Н
10	Н	Χ	Н	L	Н	L	Н	L	L	L	Н	Н	L	Н
11	Н	Χ	Н	L	Н	Н	Н	L	L	Н	Н	L	L	Н
12	Н	Χ	Н	Н	L	L	Н	L	Н	L	L	L	Н	Н
13	Н	Χ	Н	Н	L	Н	Н	Н	L	L	Н	L	Н	Н
14	Н	X	Н	Н	Н	L	Н	L	L	L	Н	Н	Н	Н
15	Н	Χ	Н	Н	Н	Н	Н	L	L	L	L	L	L	L
BI	Х	Х	Х	Х	Х	Χ	L	L	L	L	L	L	L	L
RBI	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
LT	L	Χ	X	X	X	Χ	Н	Н	Н	Н	Н	Н	Н	Н
E2020 Digital Fundamentals - XU YP														

#### **BCD-to-7 Segment Decoder Notes**

- ALL SEGMENTS BLANKING: When BI.L is open or held high, normal operation is obtained. When BI.L is low, all segment outputs are low (blanked – chip is disabled)
- TEST MODE: if lamp-test input LT is low, and BI/RBO.L is open or held high, all segment outputs are high
- ZERO BLANKING: If ripple blanking input (RBI.L) is low, zero is blanked (to hide leading zeroes). If RBI.L is open or high, zeroes are displayed.
- When ripple-blanking input (RBI.L) and inputs A, B, C, and D are low and LT is high, all segment outputs go low and the ripple-blanking output (RBO.L) goes to a low level (response condition)

3

#### **Controlling Zeroes Display**

A summary of how RBI/BI signal influences display of numbers. Note in the last one BI is an input




- A design choice is whether a display system should display leading 0's
- If it's OK to display leading zeros, all decoders are independent, and their RBI is set to H

EE2020 Digital Fundamentals - XU YP

#### **Controlling Zeroes Display (cont.)**

 If leading 0's need to be suppressed, then the decoders must be serially connected as below




Use of RBI and RBO in a cascade of 7-segment displays

EE2020 Digital Fundamentals - XU YP

3


#### **Encoder**

- Perform the inverse of the decoding function
- For N different inputs, an encoder is a circuit element that generates a binary code that uniquely identifies the input



#### **MSI Priority Encoder**

 These encoders allow several inputs to be active simultaneously (as opposed to only one), or no input at all e.g. commercial 74'148 8-3 priority encoder



All input/output and control elements are active low (indicated by the bubbles)

EO: Enable output (for cascading)

GS: Is asserted when at least one input is asserted (see row2, row10 of table)

EE2020 Digital Fundamentals - XU YP

37

#### **MSI Priority Encoder (cont.)**

El and EO are used for cascading 74'148


#### Voltage table


	Inputs									0	utpu	ts	
EI	0	1	2	3	4	5	6	7	$A_2$	A <sub>1</sub>	$A_0$	GS	EO
Н	Χ	Х	Χ	Χ	Х	Χ	Х	Χ	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Χ	Χ	Χ	Χ	Χ	Χ	Χ	L	L	L	L	L	Н
L	Χ	Χ	Χ	Χ	Χ	Χ	L	Н	L	L	Н	L	Н
L	Χ	Χ	Χ	Χ	Χ	L	Н	Н	L	Н	L	L	Н
L	Χ	Χ	Χ	Χ	L	Н	Н	Н	L	Н	Н	L	Н
L	Χ	Χ	Χ	L	Н	Н	Н	Н	Н	L	L	L	Н
L	Χ	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Χ	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

When more than one input is activated, 74'148 encodes input with highest priority:

7 has priority over 6 6 has priority over 5,

EE2020 Digital Fundamentals - XU YP






#### **MSI Multiplexer**

- MUX's are commercially available with 2, 4, 8, and 16 inputs, and active high/low I/O
- 74'151 is an 8-input multiplexer shown here

```
\begin{split} Z = \overline{E}(\overline{S}_2\overline{S}_1\overline{S}_0I_0 + \overline{S}_2\overline{S}_1S_0I_1 + \overline{S}_2S_1\overline{S}_0I_2 + \overline{S}_2S_1S_0I_3 + S_2\overline{S}_1\overline{S}_0I_4 + S_2\overline{S}_1S_0I_5 \\ + S_2S_1\overline{S}_0I_0 + S_2S_1S_0I_7) \end{split}
```



41

#### **MSI Multiplexer 74'151**


	Voltage table for 74'151													
E														
Н	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	L	
L	L	L	L	L	Χ	Χ	X	Χ	Χ	Χ	X	Н	L	
L	L	L	L	Н	Χ	X	Χ	Χ	Χ	Χ	Χ	L	Н	
L	L	L	Н	Х	L	Χ	X	Х	Χ	Χ	X	Н	L	
L	L	L	Н	Х	Н	Χ	Χ	Χ	Χ	Χ	Χ	L	Н	
L	L	Н	L	Х	Χ	L	X	Χ	Χ	Χ	X	Н	L	
L	L	Н	L	Х	Χ	Н	Χ	Χ	Χ	Χ	Χ	L	Н	
L	L	Н	Н	Х	Х	Χ	L	Х	Χ	Χ	X	Н	L	
L	L	Н	Н	Х	Χ	Χ	Н	Χ	Χ	Χ	Χ	L	Н	
L	Н	L	L	Х	Χ	Χ	X	L	Χ	Χ	X	Н	L	
L	Н	L	L	Х	Χ	X	Χ	Н	Χ	Χ	Χ	L	Н	
L	Н	L	Н	Х	Χ	Χ	X	Χ	L	Χ	X	Н	L	
L	Н	L	Н	Х	Χ	Χ	Χ	Χ	Н	Χ	Χ	L	Н	
L	Н	Н	L	Х	X	X	X	X	Χ	L	X	Н	L	
L	Н	Н	L	Х	Χ	X	Χ	Χ	Χ	Н	Χ	L	Н	
L	Н	Н	Н	Х	Χ	Х	Х	Χ	Х	Х	L	Н	L	
L	Н	Н	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	L	Н	

\*Inputs  $(I_0 - I_7)$  can be either H or L

EE2020 Digital Fundamentals - XU YP

# **MSI Multiplexer Example Usage**

- Use 2 four-input MUX's to select one of the four 2-bit data inputs to be processed by device X
- For S1 S0 inputs of 00, 01, 10, or 11, either the 2-bit data A, B, C, or D, respectively, is connected to input of device X




EE2020 Digital Fundamentals - XU YP

43


#### **Demultiplexer**

 Connects a signal to any one of a number of output lines based on selection control



# **MSI** Demultiplexer

- 74'138 same as the decoder chip
  - A<sub>0</sub>A<sub>1</sub>A<sub>2</sub> are now control signals




	Voltage table												
Ena	ıble	Data	Se	lecti	on			(	Dut	put	s		
$E_2$	E <sub>3</sub>	E <sub>1</sub>	$A_2$	$A_1$	$A_0$	$Z_0$	$Z_1$	$Z_2$	$Z_3$	$Z_4$	$Z_5$	$Z_6$	$Z_7$
Н	Χ	X	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Χ	L	X	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Χ	Н	Χ	X	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

EE2020 Digital Fundamentals - XU YP


45

#### **Cascading demultiplexer**




#### **Tri-State Logic Elements**

- Ordinarily, a digital device has 2 states.
  - A tri-state device has a 3<sup>rd</sup> state called the *high* impedance state. Very useful in memory buses.
- MSI example: 74'125




**Multiplexer Using Tri-State Element** 



#### **MSI Tri-State Logic Elements**

- 74'253 is a 4-input tri-state MUX
- Note the high impedance state instead of H/L





#### Voltage table

Select inputs		D	ata i	npu	s	Enable	Output
S <sub>1</sub>	S <sub>0</sub>	I <sub>o</sub>	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	Е	Z
Χ	Χ	Χ	Χ	Χ	Χ	Н	(Z)
L	L	L	Χ	Χ	Χ	L	L
L	L	Н	Χ	Χ	Χ	L	Н
L	Н	Χ	L	Χ	Χ	L	L
L	Н	Х	Н	Χ	Χ	L	Н
Н	L	Х	Χ	L	Χ	L	L
Н	L	Х	Χ	Н	X	L	Н
Н	Н	Х	X	Χ	L	L	L
Н	Н	Χ	Χ	Χ	Н	L	Н

49

#### **Summary**

- Introduction to MSI elements
- Binary adders
  - Half adders, full adders, ripple adders.
- Magnitude comparators
  - Cascading two magnitude comparator chips
- Decoders, BCD-to-7-segment decoders
  - Cascading two decoder chips
- Encoders, Priority encoders
- Multiplexers
- Demultiplexers
- Tri-state logic elements

EE2020 Digital Fundamentals - XU YP