
Memory


Devices

© Copyright Ashraf Kassim. All rights reserved.

DIGITAL DESIGN

Memories ...





1K X 8 memory with addresses in


DIGITAL DESIGN

Hexadecimal

- A memory unit has a number of locations where data can be stored.
- Generally, data can be read from or written into memory locations.
 The operation to be performed is specified by the control signal.
- Each memory location has a <u>unique</u> address associated with it which is specified by the signals coming in on the address lines.
- If "address lines are available, then 2" memory locations, 0, 1, ..., 2"-1 can be accessed directly.
- These memories have random access capability.
- If the unit has *m* data lines, then each location can store *m* bits of data.
- The capacity of a memory unit is the product of the number of memory locations & the number of bits per location, 2"x m.
- Data lines can be bidirectional to permit read/write into memory locations. Such memories are called Read-Write Memories. (*ZWMC*)

 $1K = 2^{10} = 1024 \{0^{th} \text{ to } 1023^{th} \text{ memory locations : } 000H \text{ to } 3FFH \}$ $2K = 2^{11} = 2048 \{0^{th} \text{ to } 2047^{th} \text{ memory locations : } 000H \text{ to } 7FFH \}$ $4K = 2^{12} = 4096 \{0^{th} \text{ to } 4095^{th} \text{ memory locations : } 000H \text{ to } FFFH \}$

Memories ... RAMS (random access memory)



Static RAMs (SRAMS)

- basically Flip-Flops made with bipolar semiconductor technology
- tend to be very fast, but consume a lot of power.
 Hence are mainly used as cache memory in computers.
- Static memories store data <u>until</u> powered off.
- Bipolar devices are comparatively large, & hence packing density is not very high.


- Address lines € control lines are always unidirectional ⇔
- If data lines are also unidirectional ⇒, then data can <u>only</u> be <u>read</u> from memory. Such devices are called <u>read</u> only <u>memories</u> (<u>≥0</u>1128).
- Access time is a measure of the memory's operating speed.
- Memories that are commonly called
 RAMOS (*random access memories*) are really read/write memories (
 RAMOS).


Dynamic RAMs (DRAMS)

- are basically capacitors that store charge and are made with MOS semiconductor technology.
- tend to lose charge (data) due to leakage even when powered on. Hence they have special circuitry to refresh the capacitors with charge. Hence the name dynamic.
- Packing density is very high and hence very large capacities can be obtained on a single chip.




Both SRAMS and DRAMS are volatile memories, i.e., they lose their contents when powered off.





Memories ... **ROMs** (read only memory)



- During normal operation data can be read from *Rome*'s memory location, but cannot be written into.
- Principal advantage of *Rom* over *RAm* is that stored data will be retained after power off.
- Types of *Rom* s
- Different types of *Rom* s are available.
 - Normal read operations for all types is same.
 - Programming/Erasing/Re-programming is different

Mask Programmed ROM

- Programmed by manufacturer according to customer specs.
- A photographic negative called a mask is used to control electrical connections.
- Once programmed, no changes possible.
- A custom mask is produced for each design, hence economical only if manufactured in large volumes.

Field Programmable ROM PROM

- User programmable. Has fusible links (like PLA & PALs) which can be broken (intact fuse = 1, blown fuse = 0).
- Can be programmed only once.
 Done by commercially available programming devices.
- Suitable for low volume applications.

Erasable Programmable ROM EPROM

- Can be erased & re-programmed as many times as desired.
- Erasing takes place by exposing EPROM to UV light. 15-30 min to erase all data.
- can be programmed by commercial programmers.
- Ideal for prototype implementation

Electrically Erasable PROM EEPROM

- Unlike EPROMS: individual words can be electrically erased & reprogrammed.
- Entire **ESPROM** can be erased in ~10ms
- Since erasing/re-programming is done electrically, need not remove chip from circuit to do so.
- Relatively fast (access time ~ 250 ns)

Roms are non-volatile memories, i.e., they don't lose their contents when powered off.


DIGITAL DESIGN

ROM example...

A 16 x 8 20M:

Address				Data								
Word	A 3	A2	A 1	A 0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	1	0	1	1	1	1	0
1	0	0	0	1	0	0	1	1	1	0	1	0
2	0	0	1	0	1	0	0	0	0	1	0	1
3	0	0	1	1	1	0	1	0	1	1	1	1
4	0	1	0	0	0	0	0	1	1	0	0	1
5	0	1	0	1	0	1	1	1	1	0	1	1
6	0	1	1	0	0	0	0	0	0	0	0	0
7	0	1	1	1	1	1	1	0	1	1	0	1
8	1	0	0	0	0	0	1	1	1	1	0	0
9	1	0	0	1	1	1	1	1	1	1	1	1
10	1	0	1	0	1	0	1	1	1	0	0	0
11	1	0	1	1	1	1	0	0	0	1	1	1
12	1	1	0	0	0	0	1	0	0	1	1	1
13	1	1	0	1	0	1	1	0	1	0	1	0
14	1	1	1	0	1	1	0	1	0	0	1	0
15	1	1	1	1	0	1	0	1	1	0	1	1

	Address	Data		
Word	A3 A2 A1 A0	D7-D0		
0	0	DE		
1	1	3A		
2	2	85		
3	3	AF		
4	4	19		
5	5	7B		
6	6	00		
7	7	ED		
8	8	3C		
9	9	FF		
10	Α	B8		
11	В	C7		
12	С	27		
13	D	6A		
14	Е	D2		
15	F	5B		



Data Outputs (tri-state) (if chip select is 0, outputs are Hi-Z)

ROM applications...

Microcomputer program storage (firmware): 2011 stores control program needed for computer operation e.g. electronic games, cash registers, etc.


Bootstrap memory (BIOS): Most computers store their OS on hard disk, not ROM. On power-up, CPU accesses ROM which has a small bootstrap program which: initializes system hardware, loads OS into RAM from hard disk, etc.

Data conversion: Convert data from one type of code to another, e.g. conversion of BCD code to drive 7-segment displays.

Alternatively, this example can be viewed as a systematic realization of a complex combinational circuit.

Example illustrates that ROMs can also be used for realizing logic functions.

PROMs are closely related to PLA/PALs have hardwired AND and programmable OR gates.



Expanding word size and capacity...

Usually several memory devices/chips have to be combined for a desired word size and/or capacity.

Example: Design the following memory modules using only 1Kx4

RAM memory devices for use in 12-bit memory address system: →


i. A block of 1K x 8 2411 memory from address 800H

ii. A block of 2K x 4 24111 memory from address 800H

Truth table of 1K x 4 RAM:

800H **1K**BFFH

Operation	CS	WE
Hi-Z outputs	Н	X
Read	L	Н
Write	L	L




1K x 4 RAM Memory Device


FFFH


000H


12-bit address memory system:

 A_{11} to A_0 : 000H to FFFH









DIGITAL DESIGN

ernate

ution

In-exhaustive Decoding... not all address lines are decoded A 20-bit address system has a 8K ROM from 00000H & 4K RAM from 02000H. memory map *Step#1:* Write memory map (complete address range) of each memory module in hex/binary form: :: A15-A12 A11-A08 A07-A04 A03-A00 DEVICE (HEX) A19-A16 **ROM** X0000H 0000 0000 0000 0000 XXXX 0001 1111 1111 1111 X1FFFH XXXX :: A15-A12 A11-A08 A07-A04 A03-A00 DEVICE A19-A16 0010 0000 X2000H 0000 0000 **RAM** XXXX 12000H₂ **RAM** 0010 1111 1111 1111 X2FFFH XXXX 10000H_ **ROM** Step#2: Decode address bits to select/enable memory modules. All address bits of the memor system have to be decoded. 02000H~ **RAM** Each memory location has 16 addresses ... 00000H √ **ROM RAM/ROM Decoding:** (Solution using decoders) 4Kx8 RAM 74LS138 8Kx8 ROM Y0 lo d CS Y1k A_0 - $A_{12} \Rightarrow A_0$ - A_{12} A_0 - $A_{11} \Rightarrow A_0$ - A_{11} Y2lo D_0-D_7 D₀-D₇ RD → OE $RD \rightarrow d OE$ G2A G2B WR →o WE