

EE2020: DIGITAL FUNDAMENTALS

A Step-by-Step Guide for VHDL/ Schematic Simulation Using Xilinx ISE WebPACK 13.1

VHDL Design and Simulation Using Xilinx ISE WebPACK 13.1:

This manual illustrates step-by-step instructions on how to use Xilinx's ISE WebPACK 13.1 software for design, simulation and synthesis of digital circuits using VHDL and schematic. Instructions on how to obtain the Xilinx software are detailed in the Xilinx 13.1 Installation manual.

NOTE:

Save all your work in D:\MyWork. Any files saved on the hard drive of the computers in the lab will be cleared on a daily basis. You should not bring your own storage device for D2 test.

The procedures described in this manual involve six major steps:

- 1. Creating a new VHDL project using Xilinx 13.1 ISE WebPACK.
- 2. Using the VHDL Editor for programming and syntax checking.
- 3. Simulating the design using VHDL Test Bench and ISE Simulator for combinational circuits.
- 4. Simulating the design using VHDL Test Bench and ISE Simulator for clocked circuits.
- 5. Simulating a digital logic circuit using schematic source. (might be helpful for D1 project)
- 6. FPGA implementation of a VHDL design. (Optional)

Steps 1, 2, 3 and 6 describes the VHDL implementation of a 1-bit half adder circuit.


Step 4 describes the VHDL implementation of a D-flip-flop.


Step 5 describes the schematic implementation of a multiplexer-based circuit.


SECTION 1 Page 2 of 34

Xilinx Project Manager: Creating a New VHDL Project 1.









Select the type of top-level source for the project

Top-level source type:

HDL

More Info

To launch the Xilinx ISE 13.1 software package, either:

- (i) Double click the Xilinx 13.1 icon on your desktop
- (ii) Select Start Menu → All Programs → Xilinx ISE Design Suite 13.1 → ISE Design Tools → 32-bit Project Navigator.

By default, 64-bit operating systems will use the 64-bit Project Navigator when the desktop icon is double clicked. Either of the 32-bit Project Navigator or 64-bit Project Navigator can be used depending on your preference.


After launching the Project Navigator, select File > New Project.


The Create New Project window will appear.


- (i) Specify a *Name* for the project. Example: d2introduction
- (ii) Specify a *Location* for the project. Example: **D:\MyWork\d2introduction**
- (iii) Specify the Working Directory of the project. Example: D:\MyWork\d2introduction
- (iv) Select HDL as the Top-level source type.

Click Next to continue.

SECTION 1 Page 3 of 34







- 3. The *Project Settings* window will appear. Set the following:
 - (i) Evaluation Development Board: None Specified
 - (ii) Product Category: General Purpose
 - (iii) Family: Spartan3(iv) Device: XC3S200(v) Package: FT256
 - (vi) Speed: -4
 - (vii) Synthesis Tool: XST (VHDL/Verilog)
 (viii) Simulator: ISim (VHDL/Verilog)
 - (ix) Preferred Language: VHDL
 - (x) Property Specification in Project File: Store all values
 - (xi) Manual Compile Order: *Unchecked*(xii) VHDL Source Analysis Standard: *VHDL-93*(xiii) Enable Message Filtering: *Unchecked*


Click on Next.

4. Click on *Finish* to continue to the ISE Workspace.


- 5. The ISE Workspace window should appear after the new project is created. It is the central place from where all aspects of the design/simulation process are controlled. The ISE Workspace main window is divided into four sub-windows:
 - (i) (Upper left) The *Design* window displays the files included in the project.
 - (ii) (Middle left) The Processes for Current Source window displays available processes.
 - (iii) (Bottom) The *Console* window displays status messages, errors, and warnings and is updated during all project actions.
 - (iv) (Grey window on the right) The VHDL Editor window enables editing of source files and access to the VHDL language templates catalogue which provides basic sample codes. The Language Templates can be accessed by selecting Edit → Language Templates...

SECTION 2 Page 4 of 34

2. Xilinx VHDL Editor: Programming and Syntax Checking




To create a new VHDL program, in ISE Project Navigator, select
 Project → New Source.



- A New Source Wizard window appears. In this Select Source Type window:
 - (i) Select VHDL Module.
 - (ii) In the *File name* field, type the VHDL file name. Example: *adder*
 - (iii) Ensure Add to project is checked.

Click Next to continue.



- 3. The ports are defined in this *Define Module* window
 - (i) Enter an *Entity name*. Example: *half_adder*
 - (ii) Enter an *Architecture name*. Example: *half_adder_arch*


Click in the *Port Name* field to enter a value and select the corresponding direction in the *Direction* drop down menu. Enter the following values:

(iv) Port Name: A, Direction: in.
(v) Port Name: B, Direction: in.
(vi) Port Name: SUM, Direction: out.
(vii) Port Name: CARRY, Direction: out.

The half adder has two 1-bit inputs and two 1-bit outputs, as defined above.

Click on Next to proceed.

SECTION 2 Page 5 of 34



 A description of the module summary is shown. Click *Finish* to complete the New Source Wizard.

5. A VHDL file template is created in the **VHDL Editor** window.

```
library IEEE;

10 use IEEE.STD_LOGIC_1164.ALL;

21 use IEEE.STD_LOGIC_1164.ALL;

22

23 -- Uncomment the following library declaration if using

24 -- arithmetic functions with Signed or Unsigned values

25 -- use IEEE.NUMERIC_STD.ALL;

26

27 -- Uncomment the following library declaration if instantiating

28 -- any Xilinx primitives in this code.

29 --library UNISIM;

30 -- use UNISIM.VComponents.all;

31 -- use UNISIM.VComponents.all;

32 entity half_adder is

33 Port ( A : in STD_LOGIC;

34 B : in STD_LOGIC;

35 SUM : out STD_LOGIC;

36 CARRY : out STD_LOGIC;

37 end half_adder;

38 architecture half_adder_arch of half_adder is

40 begin

41 begin

42 SUM <= A xor B;

43 SUM <= A xor B;

44 CARRY <= A and B;


45 end half adder arch;
```

6. Add the following lines within the architecture:

```
SUM <= A xor B;
CARRY <= A and B;
```

The VHDL code is now complete and functional.

SECTION 2 Page 6 of 34



7. Save the project by selecting *File* → *Save*.

Ensure the following:

- (i) The *Design* tab is selected.
- (ii) View is set to Implementation.
- (iii) half_adder half_adder_arch (adder.vhd) is selected.
- (iv) Synthesize XST is expanded.


Double click *Check Syntax* to verify the VHDL code syntax.

A tick in a green circle next to *Check Syntax* indicates that there are no syntax errors and that the VDHL program is ready for functional simulation.


SECTION 3 Page 7 of 34

3. Behavioural Simulation: Using VHDL Test Bench for Combinational Circuits

Behavioural simulation is performed before actual design implementation on hardware to verify that the logic created is correct.




- 1. Add a **New Source** to the project. This can be done by:
 - (i) Right clicking in the design window and selecting **New Source** or
 - (ii) Selecting **Project** → **New Source** or
 - (iii) Clicking on the New Source shortcut icon.



- A New Source Wizard window appears. In this Select Source Type window
 - (i) Select VHDL Test Bench.
 - (ii) In the *File name* field, type the file name. Example: test_adder_vhdl
 - (iii) Ensure Add to project is checked.


Click Next to continue.




 Make sure that it is associated with the source that needs to be tested. In this case, *half_adder* as defined in step 3 of section 2, is to be tested.

Click Next to proceed.

SECTION 3 Page 8 of 34



4. Click *Finish* after reviewing the Summary window.



5. The test bench source opens up in a new tab. If a combinational circuit is being tested (like half_adder, which does not have a clock), comment out all lines which mention about the clock. Otherwise, syntax errors will occur.

For this case, the lines to be commented are:

- 6. This step is an additional note to the previous step. If the test bench source has been created but closed, perform the following to open the test bench source again:
 - (i) Click on the *Design* tab.
 - (ii) In View, select Simulation.
 - (iii) Double click on

test_adder_vhdl - behaviour (test_adder_vhdl.vhd).

(iv) Select the **test_adder_vhdl.vhd** tab.

```
St Project Survey Dook Windows Later Dook Windows Layout Edge

St Ear Year Project Survey Dook Windows Layout Edge

St Ear Year Project Survey Dook Windows Layout Edge

St Ear Year Project Survey Dook Windows Layout Edge

St Ear Year Survey Dook Windows Layout Edge


Windows Layout Edge

St Ear Year Survey Dook Windows Layout Edge

Windows Layout Edg
```

SECTION 3 Page 9 of 34

```
83
         -- Stimulus process
 84
 85
        stim proc: process
        begin
 86
            -- hold reset state for 100 ns.
87
           wait for 100 ns;
 88
 89
            -- NOTE: Default value is ns in new
            -- versions of Xilinx, including 13.1
 90
            -- In Xilinx 10.1, default value is ms
 91
 92
 93
              wait for <clock> period*10;
 94
 95
            -- insert stimulus here
           A <= '0';
 96
           B <= '0';
 97
 98
99
           wait for 100ns;
           A <= '0';
100
           B <= '1';
101
102
            wait for 100ns;
103
           A <= '1';
104
            B <= '0';
105
106
           wait for 100ns;
107
           A <= '1';
108
           B <= '1';
109
110
            wait for 100ns;
111
           A <= '0';
112
           B <= '0';
113
114
115
            wait;
116
        end process;
117
118
```



 The Stimulus process indicates the input to the design. The process should begin with a wait for 100ns, end with a wait, and having appropriate stimuli in between.

Note that for Xilinx 10.1, the default value of *ms* should be changed to *ns*. In newer versions, including Xilinx 13.1, there is no need to change the time to *ns* as the default value is already in *ns*

As shown in the figure, add the following stimuli to the VHDL test bench code:

```
A <= '0';
B <= '0';
wait for 100ns;
A <= '0';
B <= '1';
wait for 100ns;
A <= '1';
B <= '0';
wait for 100ns;
A <= '1';
wait for 100ns;
A <= '0';
B <= '0';
```

8. Save the project by selecting *File* → *Save*.

Ensure the following:


- (i) The **Design** tab is selected.
- (ii) View is set to Simulation.
- (iii) test_adder_vhdl behaviour (test_adder_vhdl.vhd) is selected.
- (iv) ISim Simulator is expanded.


Double click $\emph{Behavioral Check Syntax}$ to verify the VHDL code syntax

A tick in a green circle next to *Check Syntax* indicates that there are no syntax errors and that the VDHL program is ready for functional simulation.

Double click Simulate Behavioral Model if the Behavioral Check Syntax is correct, else verify the VHDL codes if not.

ECTION 3 Page 10 of 34







9. The simulation window will open up. The time resolution might be too high. In this case, the resolution is in **ps**.

To adjust the view *To Full View*, do one of the following:

- (i) Select *View* → *Zoom* → *To Full View* or
- (ii) Click on the Zoom to Full View icon or
- (iii) Press the keyboard shortcut button F6.

If the **Zoom to Full View** option is not available, click anywhere in the black portion of the timescale window and try again.

In *Full View*, the simulation window shows the full view of the simulation.

 ${\it a}$ and ${\it b}$ are the stimuli value, in other words, the input. ${\it sum}$ and ${\it carry}$ are the results of the stimuli, in other words, the output.

All these four names and their behaviors were previously defined in steps 3 to 6 of section 2.

11. The yellow vertical line can be clicked on and moved around to get the *Value* of the *Names* at a particular time instant.

Here, the window shows that at time instant 344.298 ns, the values of the *Names* are:

a = 1 b = 0 sum = 1 carry = 0


Exit the application, or save if required. If the results are not as expected, modify the stimuli process and perform the simulation again.

SECTION 4 Page 11 of 34

4. Behavioural Simulation: Using VHDL Test Bench for Clocked Circuits

This section will show how to write a VHDL Test Bench for a clocked circuit. It involves a positive edge triggered D-flip-flop.

```
entity d flip flop is
32
        Port ( clk : in STD LOGIC;
33
                D : in STD LOGIC;
34
                Q : out STD LOGIC);
35
36
    end d_flip_flop;
37
38
    architecture behavioral of d flip flop is
39
40
    begin
41
       process(clk)
       begin
42
           if clk'event and clk = '1' then
43
44
              Q <= D;
45
          end if;
       end process;
46
47
    end behavioral;
```



 Similar to step 1 to 6 of section 2, create the VHDL code for a Dflip-flop. The VHDL codes will look like:

```
entity d_flip_flop is
   Port ( clk : in STD_LOGIC;
        D : in STD_LOGIC;
        Q : out STD_LOGIC);
end d_flip_flop;
architecture behavioral of d_flip_flop is
begin
   process(clk)
   begin
   if clk'event and clk = '1' then
        Q <= D;
   end if;
   end process;
end behavioral;
```

 Do not forget to save and then Check for Syntax while the d_flip_flop - behavioral (d_flipflop.vhd) is selected.

Notice that the *Processes for Current Source* window is different from that of step 7 of section 2. This is still ok because syntax can still be checked.

If there is a need to implement the d_flip_flop design on an FPGA, a *Processes for Current Source* window similar to that of step 7 in section 2 will be required. To have such a window, select the *d_flip_flop - behavioral (d_flipflop.vhd)* and click on the *Set Module as Top* icon. Accept the reset when prompted. This *Set Module as Top* is not required if FPGA implementation is not needed.

SECTION 4 Page 12 of 34

```
-- Clock period definitions
58
       constant clk_period : time := 10 ns;
59
60
    BEGIN
61
62
        -- Instantiate the Unit Under Test (UUT)
63
64
       uut: d flip flop PORT MAP (
               clk => clk,
65
66
               D => D,
               Q \Rightarrow Q
67
68
             );
69
          Clock process definitions
70
71
       clk_process :process
72
        pegin
          clk <= '0';
73
          wait for clk period/2;
74
          clk <= '1';
75
76
          wait for clk period/2;
       end process;
77
78
79
       -- Stimulus process
80
81
       stim proc: process
82
       begin
83
           -- hold reset state for 100 ns.
          wait for 100 ns;
84
85
          wait for clk period*10;
86
87
           -- insert stimulus here
88
89
          wait;
90
91
       end process;
92
93
    END:
```

```
-- Clock period definitions
58
       constant <clock> period : time := 10 ns;
59
60
    BEGIN
61
62
63
        -- Instantiate the Unit Under Test (UUT)
       uut: d flip flop PORT MAP (
64
               clk => clk,
65
               D \Rightarrow D,
66
               Q \Rightarrow Q
67
             );
68
69
70
           Clock process definitions
       <clock> process :process
71
72
          ain
          <clock> <= '0';
73
           wait for <clock> period/2;
74
75
           <clock> <= '1';
           wait for <clock>_period/2;
76
77
       end process,
78
79
       -- Stimulus process
80
81
       stim proc: process
82
       begin
            - hold reset state for 100 ns.
83
           wait for 100 ns:
84
85
86
           wait for <clock> period*10;
87
           -- insert stimulus here
88
89
90
           wait;
       end process;
91
92
    END;
93
```

 After the syntax has been determined to be correct, create a VHDL Test Bench for this d_flip_flop. The steps are similar to steps 1 to 4 of section 3.

Xilinx ISE WebPACK 13.1 usually does a good job of identifying the clock and creating a good skeleton code for the test bench accordingly. The VHDL codes used in the VHDL module help Xilinx ISE WebPACK 13.1 in determining the clock. For example:

clk:in STD LOGIC

if clk'event and clk = '1' then

The above codes indicated that *clk* is most likely the clock signal.

In this figure, Xilinx ISE WebPACK 13.1 has properly identified *clk* as being the clock, and the correct skeleton code for the test bench has been created.

 If clock is not identified properly, this figure might appear. Replace <clock> with the name of the port being used for clock. For example, "clk".

It is recommended that the VHDL codes of the VHDL module be revised logically when Xilinx ISE WebPACK 13.1 is not able to determine the clock automatically. VHDL codes with correct clock syntax should enable Xilinx ISE WebPACK 13.1 to automatically determine the clock signal, as indicated in step 3 of this section.

SECTION 4 Page 13 of 34

```
26
27 use IEEE.STD_LOGIC_ARITH.ALL
28 use IEEE.STD_LOGIC_UNSIGNED.ALL;
29
```

```
57
58 -- Clock period definitions
59 constant clk_period : time := 100 ns;
60
```

```
-- Stimulus process
 80
        stim proc: process
 81
 82
        begin
 83
            -- hold reset state for 100 ns.
            wait for 100 ns;
 84
 85
               wait for clk period*10;
 86
 87
 88
            -- insert stimulus here
            wait for 25 ns;
 89
 90
            -- use 75ns here for a negative
            -- edge triggered circuit
 91
            D <= '1';
 92
 93
            wait for 100 ns;
 94
            D <= '0';
 95
 96
            wait for 100 ns;
 97
 98
            D <= '0';
 99
100
            wait for 100 ns;
            D <= '1';
101
102
103
            wait for 100 ns;
            D <= '1';
104
105
106
            wait:
        end process;
107
108
109
     END;
```

5. If mathematical operations are being used for giving stimuli in an automated fashion, the following two libraries might have to be included as well:

```
use IEEE.STD_LOGIC_ARITH.ALL use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

In the example described in this section, the stimuli given does not require the use of the above two libraries.

- Continuing from step 3 of this section, change the clk_period to 100 ns instead of the default 10 ns
- 7. Comment out the following line:

```
wait for clk_period*10;
```

Insert the following stimuli in the VHDL test bench:

```
wait for 25 ns;

D <= '1';

wait for 100 ns;

D <= '0';

wait for 100 ns;

D <= '0';

wait for 100 ns;


D <= '1';

wait for 100 ns;

D <= '1';
```

Note that the *wait for 25 ns* should preferably be *wait for 75 ns* if negative edge triggered circuits are used. If there is more than one input, these inputs can be changed simultaneously in between the stimuli. In this example, D is the only input that is being changed in between stimuli.

SECTION 4 Page 14 of 34



8. Save the project by selecting *File* → *Save*


Ensure the following:

- (i) The **Design** tab is selected.
- (ii) View is set to Simulation.
- (iii) test_d_flip_flop behaviour (test_d_flip_flop.vhd) is selected.
- (iv) ISim Simulator is expanded.

Double click $\emph{Behavioral Check Syntax}$ to verify the VHDL code syntax.

A tick in a green circle next to *Check Syntax* indicates that there are no syntax errors and that the VDHL program is ready for functional simulation.

Double click Simulate Behavioral Model if the Behavioral Check Syntax is correct, else verify the VHDL codes if not.




9. Similar to step 9 to 11 of section 3, the simulation results will be presented.

In this figure, the D-flip-flop is triggered at every positive clock cycle.

SECTION 5 Page 15 of 34


5. Schematic: Simulating a Digital Logic Circuit Using a Schematic Diagram

This section describes how to create and simulate a digital logic circuit based on a schematic diagram in Xilinx ISE WebPACK.




1. The circuit to be simulated represents a multiplexer-based circuit to connect one of two 2-bit words A or B to another device whose inputs are marked X.

Important: Before the lab session, try to understand the operation of the circuit. This understanding is important for being able to verify the system functionality through simulation.



2. Add a *New Source* to the project.


SECTION 5 Page 16 of 34




 A New Source Wizard window appears. In this Select Source Type window:

- (i) Select Schematic.
- (ii) In the *File name* field, type the file name.Example: *mux_sel*
- (iii) Ensure Add to project is checked.


Click Next to continue.




4. Review the Summary and close the window by clicking on *Finish*.




Right click on schematic drawing space and select **Object Properties**.



SECTION 5 Page 17 of 34



 In the window that appears, select the Size A4 = 297 x 210 mm and click on OK.



Back in the schematic editor, select the *Symbols* tab. If the *Symbols* tab is not available, from the menu, select *Add* → *Symbol*.


The Symbols window on the left has two main sections: The *Categories* section and the *Symbols* section. The *Categories* section is selected first, followed by the *Symbols* section.

For example, we want to add a 2-bit multiplexer with enable input. First, select *Mux* from Categories, followed by *m2_1e* from symbols.


Alternately, select <--All Symbols--> from Categories, and type m2_1e in the Symbol Name Filter.


8. Move the mouse back into the schematic window. The cursor should have changed to a symbol outline representing the m2_1e symbol. Move the symbol outline to a specified location and click the left mouse button to place the object.


You can rotate new components being added to a schematic by selecting CTRL+R while the component is being placed (Holding right click button) or by selecting from the *Orientation* drop down menu.



SECTION 5 Page 18 of 34







Place two m2_1e symbols in the schematic window. You can
use the Zoom In and Zoom Out button, as well as the Select
button to move the schematic view comfortable for you.

To exit the Symbols Mode, press the Esc key on the keyboard.

To move the component, click the component and drag it to the desired location.

To delete a placed component, click the component and press the **Delete** key on the keyboard or right click the component and select **Delete**.

Use the Add Wire icon from the tools toolbar, or select Add →
Wire from the menu to draw wires (also called nets) to connect
the components or extend the wires.

To draw a wire connection, first click the cursor pointer on the terminal of the source component, usually indicated by a small square, and then move the pointer to the destination component terminal and click again.


If the connection was successful, you will see a blue wire (net) connecting the two terminals. For long wires between distant components, and with the default options, the schematic editor will auto-route the connection so that it does not overlap with other symbols or wires. However, if you like a wire to follow a specific path you may do so by clicking on each corner of the desired path prior to clicking on the destination terminal.

Create the wire connections as shown in this figure.

11. I/O markers are used to define the I/O the ports on a top level schematic. To add the I/O markers, use the Add I/O Marker icon from the tools toolbar, or select Add → I/O Marker from the menu.

Then click and drag a box around each of the input/output nets (terminals of the devices and where the wires end, represented by small squares)

SECTION 5 Page 19 of 34



12. Ensuring that the *Select* icon is selected from the toolbar, right click on one of the I/O markers and select *Rename Port*.

Change the names to those shown in this figure.

For the upper M2_1E device:

 $A0 \rightarrow D0$

 $BO \rightarrow D1$

so → S0

 $EN \rightarrow E$

 $0 \rightarrow XO$

For the lower M2_1E device:


 $A1 \rightarrow D0$

 $B1 \rightarrow D1$

so → S0

 $EN \rightarrow E$

 $0 \rightarrow X1$



- 13. Ensure the following:
 - (i) **Design** tab is selected.
 - (ii) View is set to Implementation.
 - (iii) mux sel (mux sel.sch) is selected.
 - (iv) **Design Utilities** is expanded.

Double click on *Check Design Rules* to perform DRC. Save the file if prompted.

Design Rule Checks (DRC's) are a set of rules that simply check whether you have left any input unconnected, connected more than one output to a single wire and if there are any errors like short-circuits etc. in your design. However they do not check whether your connections are logically and functionally correct.

56 57 Test Bench - User Defined Section *** 58 tb : PROCESS BEGIN 59 WAIT; -- will wait forever 60 END PROCESS; 61 End Test Bench - User Defined Section *** 62 63 64 END;

65

 Create a VHDL Test Bench, as explained in section 3. The file name can be called test_mux_sel. This file must be associated with mux_sel.

The skeleton code created by Xilinx does have any clock in this case, as the circuit is combinational.

SECTION 5 Page 20 of 34

```
56
57
        *** Test Bench - User Defined Section ***
58
       tb : PROCESS
59
       BEGIN
60
61
           -- All inputs must be defined
           A0 <= '0';
62
          A1 <= '0';
63
          B0 <= '0';
          B1 <= '0';
65
          EN <= '0';
66
           S0 <= '0';
67
68
69
           wait for 100 ns;
          A0 <= '1';
70
           B1 <= '1';
71
          EN <= '1';
72
          S0 <= '1';
73
74
           wait for 100 ns;
75
          S0 <= '0';
76
77
           wait for 100 ns;
78
79
          EN <= '0':
80
           WAIT; -- will wait forever
81
82
           -- If this wait forever is omitted, the
83
           -- simulator will repeatedly restart from the
84
85
           -- beginning of this process, and the
           -- simulator results will usually be periodic
86
           -- Try to omit it and see the results
87
88
       END PROCESS;
89
       *** End Test Bench - User Defined Section ***
90
91
    END;
92
93
```

```
+ □ ₽ ×
Design
     View: 🔘 🔯 Implementation
    Behavioral
a
     Hierarchy
錮
        d2introduction
<u>...</u>
     xc3s200-4ft256
        imux_sel_mux_sel_sch_tb - behavioral (test_mux_sel.vhd)
a
               UUI - mux_sel (mux_sel.sch)
        🖮 😘 test_adder_vhdl - behavior (test_adder_vhdl.vhd)
uut - half_adder - half_adder_arch (adder.vhd)
¥
        test_d_flip_flop - behavior (test_d_flip_flop.vhd)
               uut - d_flip_flop - behavioral (d_flipflop.vhd)
     No Processes Running
₽T
     Processes: mux_sel_mux_sel_sch_tb - behavioral
頻
              ISim Simulator
            💫 🕢 Behavioral Check Syntax
₽#
                  Simulate Behavioral Model
П
           ଞାଅ Design
                                   Libraries 🔛 Symbols
                            Files
    Start
```

15. Present the following stimuli to the test bench:

```
A0 <= '0';

A1 <= '0';

B0 <= '0';

B1 <= '0';

EN <= '0';

S0 <= '0';

wait for 100 ns;

A0 <= '1';

B1 <= '1';

EN <= '1';

S0 <= '1';

wait for 100 ns;

S0 <= '0';

wait for 100 ns;

EN <= '0';
```

Do not forget to define all inputs at the beginning of the process, even if it has a value of '0'.

Also, take note that if the *WAIT; --will wait forever* is omitted, the simulator will repeatedly restart from the beginning of this process, and the simulator results will usually be periodic. Try to omit it later on and see the results.


16. While the *Design* tab is selected, with *View* set to *Simulation* and *mux_sel_mux_sel_sch_tb - behavioral(test_mux_sel.vhd)* selected, expand *ISim Simulator*.

Perform a *Behavioral Check Syntax*, and if successful, double click on *Simulate Behavioral Model*.

SECTION 5 Page 21 of 34




 The simulation results will be presented. Do not forget to Zoom to Full View to have a clearer view of the results.




18. You can also click on one of the *Name* and drag them up or down. This depends on your preference for the order of the results. the order can make it easier for us to understand the simulation results.

Exit the simulation window, and the results can be saved if desired.




19. Note that only one simulation window can run at a time. Sometimes, you will not be allowed to *Simulate Behavioral Model* because of some existing processes. To solve this issue, ensure that the existing simulation result window is closed, right click on *Simulate Behavioral Model* and select *Rerun All*.

SECTION 5 Page 22 of 34



- 20. This step and the next step is not essential. However, if you want your screenshots for section 6 to be similar to the screenshots in this manual, perform the following:
 - (i) Ensure the *Design* tab is selected.
 - (ii) View should be set to Implementation.
 - (iii) Right click on mux_sel(mux_sel.sch) and choose Remove.
 - (iv) Confirm the removal in the window that appears by clicking on **Yes**

If you can cope with slightly dissimilar screenshots, there is no need to perform this step and the next one.



21. Similarly:

- (i) Ensure the **Design** tab is selected.
- (ii) View should be set to Simulation.
- (iii) Right click on mux_sel_mux_sel_sch_tb behavioral (test_mux_sel.vhd) and choose Remove.
- (iv) Confirm the removal in the window that appears by clicking on Yes.

Note that the files that have been removed from the project are not deleted. They are still present in your Xilinx project folder, but are not being used in the current project window.


If they needs to be added later on, *Add Source* instead of the *New Source* option can be used.

Hence, your screen should now be similar to the screenshots of section 6. The *Symbols* tab and *Options* can also be closed to further improve similarity.

SECTION 6 Page 23 of 34


6. FPGA Implementation: 1-Bit Half-Adder

This section describes how to implement the design made in section 1 to 3 on an actual FPGA hardware.




 Set the half_adder - half_adder_arch (adder.vhd) as Top Module if not already a Top Module. To this by selecting half_adder - half_adder_arch (adder.vhd) and clicking on the Set Module as Top icon


If the file is already a *Top Module*, an icon will appear to the left of the file name as shown in the figure, and the *Set Module as Top* icon will be disabled



2. Double click on xcs200-4ft256

SECTION 6 Page 24 of 34





Set the following:

For Spartan 3E 1600E Board (Bigger, green board)

Top-Level Source Type: HDL

(ii) Evaluation Development Board: None Specified

(iii) Product Category: General Purpose

(iv) Family: Spartan3E Device: XC3S1600E (v) (vi) Package: FG320

(vii) Speed: -4

(viii) Synthesis Tool: XST (VHDL/Verilog) (ix) Simulator: ISim (VHDL/Verilog) Preferred Language: VHDL (x)

(xi) Property Specification in Project File: Store all values

(xii) Manual Compile Order: Unchecked (xiii) VHDL Source Analysis Standard: VHDL-93 (xiv) Enable Message Filtering: Unchecked

Click on OK.

For Spartan 3E 100E Board (BASYS2)

(i) Top-Level Source Type: HDL

(ii) Evaluation Development Board: None Specified

Product Category: General Purpose (iii)

(iv) Family: Spartan3E Device: XC3S100E (v) (vi) Package: CP132

(vii) Speed: -4

(viii) Synthesis Tool: XST (VHDL/Verilog) (ix) Simulator: ISim (VHDL/Verilog)


Preferred Language: VHDL (x)

(xi) Property Specification in Project File: Store all values

(xii) Manual Compile Order: Unchecked (xiii) VHDL Source Analysis Standard: VHDL-93 (xiv) Enable Message Filtering: Unchecked


Click on OK.

SECTION 6 Page 25 of 34



4. Add a **New Source** to the project.

Note: The device shown in the **Design** window will depend on the board that is being used, but the Xilinx ISE WebPACK 13.1 procedure for creating the codes for the FPGA are the same. The figures in this manual will be based on the **xc3s1600e-4fg320**.




 Select Implementation Constraints File in the Select Source Type window.

Enter an appropriate *File Name*.


Example: adder_ucf

Check Add to Project and click on Next to continue.

SECTION 6 Page 26 of 34





6. Click on *Finish* to close the New Source Wizard window.



- 7. The .ucf file needs to be edited. To do this,
 - (i) Ensure the *Design* tab is selected.
 - (ii) View is set to Implementation.
 - (iii) In the Design window, expand half_adder - half-adder_arch (adder.vhd).
 - (iv) Click once on adder_ucf.ucf.
 - (v) In the Processes for Current Source window, expand *User Constraints*.
 - (vi) Double click on Edit Constraints (Text).

SECTION 6 Page 27 of 34





 In the text file opening up in the *Editor* window, specify the mapping of inputs and outputs to FPGA pins, depending on the board being used.

Create the UCF file mapping input/output signals (in your code) with pins. Text following '#' is a comment.

For Spartan 3E 1600E Board (Bigger, green board), type:

```
NET "A" LOC = "L13"; #Mapping A to SW<0>
NET "B" LOC = "L14"; #Mapping B to SW<1>
NET "SUM" LOC = "D4"; #Mapping SUM to LED<0>
NET "CARRY" LOC = "C3"; #Mapping CARRY to LED<1>
```


Save the .ucf file by clicking on *File* → *Save*

For Spartan 3E 100E Board (BASYS2), type:

```
NET "A" LOC = "P11"; #Mapping A to SW<0>
NET "B" LOC = "L3"; #Mapping B to SW<1>
NET "SUM" LOC = "M5"; #Mapping SUM to LED<0>
NET "CARRY" LOC = "M11"; #Mapping CARRY to LED<1>
```


Save the .ucf file by clicking on *File* → *Save*

SECTION 6 Page 28 of 34




In the *Design* window, highlight the VHDL source *half_adder - half_adder_arch (adder.vhd)*, and double click on *Generate Programming File* in the *Process for Current Source* window.

This process will take some time.




 Once the synthesis is complete and syntax is correct, tick marks in green circles will be shown to the left of Synthesize - XST, Implement Design and Generate Programming File. SECTION 6 Page 29 of 34




Steps 11A to 21A are applicable only if Spartan 3E 1600E board is being used.

11A. Make sure that the FPGA board is powered on and connected to the PC via USB cable.


Then double click on *Configure Target Device* in the Xilinx *Process for Current Source* window. Dismiss the iMPACT project message box that pops up by clicking *OK*.




12A. A window as shown will appear. Create a New Project by clicking on the New Project icon or by selecting *File* → *New Project*.




13A. Click **Yes** if shown with this window.




14A. Select *Configure devices using Boundary-Scan (JTAG), Automatically connect to a cable and identify Boundary-Scan chain.* Click on *OK* to proceed.



15A. Click No if shown with this window.




16A. Click on *OK*.




17A. Right click on *xc3s1600e* and select *Assign New Configuration File...* Then select the .bit file that has been created previously and located in the Xilinx project folder. In this case, the bit file was *half_adder.bit*.


SECTION 6 Page 31 of 34




18A. Click *No* if prompted with this window.



19A. Right click on xc3s1600e and select Program.




20A. Click on OK.



21A. If the programming succeeds, a message showing "Program Succeeded" will be shown. Now the functionality of the design on the FPGA board can be tested.


If there is a need to program the FPGA using another .bit file, repeat step 17A to 20A.

SECTION 6 Page 32 of 34




Steps 11B to 13B are applicable only if Spartan 3E (BASYS 2) 100E board is being used.

11B. Open the *Digilent Adept* Program. It should detect BASYS2 (Spartan 3E 100E) board and a window similar to the one shown should appear. If the device is not detected, make sure it is connected and powered on. If it is still not detected, force a detection by pressing *Initialize Chain*.



12B. Click on the *Browse* button next to the FPGA device as shown in step 11B. Select the .bit file corresponding to our program and click *Open*. Example: *half_adder.bit* located in the folder where your Xilinx VHDL project is.

Click **Yes** if it a warning message about the Startup clock is shown.



- 13B. Now click *Program*. Dismiss warnings, if any, by clicking *Yes*.
 - If the programming succeeds, a message showing "*Programming Successful*" will be shown. Now the functionality of the design on the FPGA board can be tested.

SECTION 6 Page 33 of 34

```
architecture some_sequential_arch of some_sequential is
signal clk_div :std_logic;
--process to divide clock
clk divider : process(clk) --clk is the clock port
variable clk_count : std_logic_vector(25 downto 0) := (others => '0');
   if clk'event and clk = '1' then
     clk_count := clk_count+1;
     clk_div <= clk_count(25);
   end if:
end process;
--main process
main : process(clk_div)
   if clk_div'event and clk_div = '1' then
    --main code goes here.
   end if:
end process;
end some sequential arch;
```

Note for Clocked Circuits

The clock given by the Xilinx development board is 50MHz. To obtain a clock in the order of 1Hz, we will need to divide it using a process as shown below, and clk_div can be used as the clock of the system we are designing

Hint: You might want to do the behavioral simulation without the clock divider, and change the clock name in the main process after introducing the clock divider

Location Constraints for Spartan 3E 1600E Board

```
#Spartan-3E 1600E Location Constraints
##### Important ##### : Some pins on the Spartan-3E 1600E board are mislablled.
##### Please use the pin locations given in this manual
#Replace SW<0>, BTN WEST, LED<0>, CLK 50MHZ etc with port names.
#For example, if you have a 3 bit vector "count" to be shown on LEDs, the constraints would be
#NET "count<2>" LOC = "D6" ; count(2)
#NET "count<1>" LOC = "C3" ; count(1)
#NET "count<0>" LOC = "D4" ; count(0)
#DIP/SLIDE Switches
NET "SW<0>" LOC = "L13" ;
NET "SW<1>" LOC = "L14" ;
NET "SW<2>" LOC = "H18" :
NET "SW<3>" LOC = "N17" ;
#Push-buttons
NET "BTN EAST" LOC = "H13" ;
NET "BTN NORTH" LOC = "V4" ;
NET "BTN SOUTH" LOC = "K17" ;
NET "BTN WEST" LOC = "D18" ;
#LEDs
NET "LED<7>" LOC = "A8" ;
NET "LED<6>" LOC = "G9" ;
NET "LED<5>" LOC = "A7" ;
NET "LED<4>" LOC = "D13" ;
NET "LED<3>" LOC = "E6" ;
NET "LED<2>" LOC = "D6" ;
NET "LED<1>" LOC = "C3" ;
NET "LED<0>" LOC = "D4" ;
#50MHz Clock
NET "CLK 50MHZ" LOC = "C9" ;
```

SECTION 6 Page 34 of 34

Location Constraints for Spartan 3E 100E (BASYS2) Board

```
#Spartan-3E 100E (Basys 2) Location Constraints
#Replace seg<0>, an<0>, Led<0>, CLK 50MHZ etc with port names.
#For example, if you have a 3 bit vector "count" to be shown on LEDs, the constraints would be
#NET "count<2>" LOC = "P7" ; # count(2)
#NET "count<1>" LOC = "M11" ; # count(1)
#NET "count<0>" LOC = "M5" ; # count(0)
# 7seg display (active low)
NET "seg<0>" LOC = "L14";
NET "seg<1>" LOC = "H12";
NET "seg<2>" LOC = "N14";
NET "seg<3>" LOC = "N11";
NET "seg<4>" LOC = "P12";
NET "seg<5>" LOC = "L13";
NET "seg<6>" LOC = "M12";
NET "dp" LOC = "N13";
# Enables of 7seg display (active low)
NET "an<3>" LOC = "K14";
NET "an<2>" LOC = "M13";
NET "an<1>" LOC = "J12";
NET "an<0>" LOC = "F12";
# LEDs
NET "Led<7>" LOC = "G1" ;
NET "Led<6>" LOC = "P4" ;
NET "Led<5>" LOC = "N4" ;
NET "Led<4>" LOC = "N5" ;
NET "Led<3>" LOC = "P6" ;
NET "Led<2>" LOC = "P7" ;
NET "Led<1>" LOC = "M11" :
NET "Led<0>" LOC = "M5" ;
# DIP/SLIDE switches
NET "sw<7>" LOC = "N3";
NET "sw<6>" LOC = "E2";
NET "sw<5>" LOC = "F3";
NET "sw<4>" LOC = "G3";
NET "sw<3>" LOC = "B4";
NET "sw<2>" LOC = "K3";
NET "sw<1>" LOC = "L3";
NET "sw<0>" LOC = "P11";
#Push-buttons
NET "btn<3>" LOC = "A7";
NET "btn<2>" LOC = "M4";
NET "btn<1>" LOC = "C11";
NET "btn<0>" LOC = "G12";
#clock
NET "CLK 50MHZ" LOC = "B8";
NET "CLK 50MHZ" CLOCK DEDICATED ROUTE = FALSE;
```