
Programmable Logic Devices


© Copyright Ashraf Kassim. All rights reserved.

Motivation for Programmable Logic Devices

• Complex digital circuits require many such combinational circuits requiring many such SSI/MSI components


 Modern circuits rarely use SSI devices to implement logic systems.





Programmable Logic Arrays

- Combinational circuits are realized as two-level sum of products (SOP), AND-OR-INVERT structures such as
 Z = ABCD + ABCD + ...
- Programmable array block diagram for SOP form:



• PDs incorporate many AND-OR-INVERT and other structures with programmable interconnections.

Programmable Logic Arrays (PLAs)

Programmable Logic Array (PLA):


A B C

AND & OR arrays are programmable \Rightarrow

AND plane produces product terms, OR plane realize sum of product terms.

Commercial PLAs:


- come in different sizes, with many more AND and OR terms.
- Either mask programmed by manufacturer or user programmed (Field Programmable PLAs FPLAs).



Note: n inputs implies 2ⁿ possible product terms: A'B'C', A'B'C, A'B C', A'B C, A B'C', A B C

PLDs: Programming & Short hand notation ...

A PLD comes with all fuses (~) intact and the fuses are selectively "blown" during programming. The intact fuses are shown by x's.






PD is inserted into a programming device which is connected to a PC. User specifies logic functions to be realized on (e.g. VDL based) software running on PC. The software generates a fuse map which specifies the fuses that are to be blown & those to be left intact to realize specified logic functions.

Fuse map is downloaded to programming device, which then blows the specified fuses and tests the programmed PD for correct operation \rightarrow done!

Programmable Logic Arrays (PLAs)


AND inputs are "pulled-up" high while OR inputs are "tied" low through resistors.

PLDs: AND, OR inputs gate inputs are depicted as single lines:




Programmable Read Only Memory (PROM)


A programmable read only memory or PROM has a fully decoded AND array (all AND terms decoded) & a completely flexible OR array (unlike PAL).



Combinational logic implementation using a PROM:




<u>A</u>	В	С	F0	F1	F2	F3
0	0	0	0	0	1	0
0	0	1	1	1	1	0
0	1	0	0	1	0	0
0	1	1	0	0	0	1
1	0	0	1	0	1	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0



PLDS: PROM, PLA & PAL

PLDs incorporate many AND-OR-INVERT and other structures with programmable interconnections. Programming the interconnections in a PLD results in different logic implementations.



Commercial PLDs


A PAL16R8 PD ⇒

- o 8 pdt terms to D input of FFs
- o common clock (+ve edge) and tristate enable for all
- o **Q output is fedback** to AND array
- o applications: counters SMs, etc

Conventional PDs require a programmer & are either OTP (one-time programmable) or UV Erasable:

Electrically Erasable PDs: can be programmed & erased in place:

- o wire connection to a computer is needed
- o once programmed, it will retain program
- o does not need to be taken out of the circuit



Complex Programmable Logic Devices CPLD

Complex PLDs (CPLDs) combine PAL combinational logic with FFs:

- organized as logic blocks connected via programmable connections
- fixed OR array size
- combinational or registered outputs
- enough logic for simple counters, state machines, decoders, etc
- while PAL/PLA are generally *One-time programmable* (OTP), many CPLDs are *electrically erasable* and *in-system reprogrammable* (ISR).
 - o ISR CPLD devices placed in printed circuit boards (PCBs) can be fed it with a serial data stream from a personal computer.
 - ISR CPLD is able to decode the data stream and configure the CPLD to perform its specified logic function.
- Examples: 22G10, 20V8 (check out the datasheets!)


DIGITAL DESIGN page 10

GAL22V10 CPLD


GAL: Generic Array Logic

Output Logic Macrocell (OLMC) is user configurable

- compatible with standard bipolar & CMOS devices
- OLMC / FF outputs can be fed back
- dedicated inputs
- programmable I/O lines





GAL22V10 OLMC




For each **OLMC**:

- variable product terms per OLMC
- product-term for output enable control
- output polarity can be active high/low, in combinatorial or registered mode
- product term for Asynchronous Reset (AR) (sets registers to zero) and for Synchronous Preset (SP) (sets registers to one) on rising edge of the next clock pulse.
- two modes: registered & combinatorial l/O
- REGISTERED MODE: OLMC output is driven by Q output of its D flip-flop
- COMBINATORIAL I/O MODE: OLMC output is driven by output of sum term gate. Feedback into the AND array is from the side of output enable buffer








FEEDBACK, COMBINATORIAL, ACTIVE-LOW OUTPU

Field Programmable Gate Array (FPGA)

Field Programmable Gate Array FPGAs: logic modules/blocks that are interconnected through programmable connections.



Xilinx FPGA...

Xilinx FPGAs consist of three major segments

- Configurable I/O Blocks (IOBs): provide a programmable interface between internal logic array & I/O pins
- Configurable Logic Blocks (CLBs): perform user-specified logic functions
- Interconnects: programmed to form networks on the chip

