
# Tutorial PART 2 (SOLUTIONS)

NOTE THAT THERE ARE OTHER POSSIBLE SOLUTIONS TOO ...

### SS1

Process only triggered/executed when there is an event on B (ie at T1,T2,T3). Note during the execution of process, signals do not change values while the variables can change. At T1,T2,T3: X changes based on old value" of W while Z follows "new value" of Y. Also note the propagation delays for the output signals!



# SS2 (possible solutions)

library IEEE;

```
use IEEE.STD_LOGIC_1164.ALL;
-- library call needed when using std logic functions
-- entity declaration
entity ss2 is
   port ( A,B,C,D : in STD_LOGIC;
           X, Z : out STD_LOGIC);
end ss2;
architecture ss2arch of ss2 is
begin
 X \le A \text{ xor } B \text{ xor } C;
 Z \le (\text{not } (A) \text{ and } B) \text{ or } (\text{not}(B) \text{ and } \text{not}(C) \text{ and } D) \text{ or } (\text{not}(B \text{ and } D));
end ss2arch;
```

Behavioral modeling

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Z is 1 if A is a non-prime number
entity combcct is
  port( A : in std_logic_vector (3 downto 0); Z: out std_logic );
end combcct;
architecture beh of combect is
begin
       process (A)
        begin
           case (A) is
               when "0010" => Z <='0'; - 2 is a prime number
               when "0011" => Z <='0';
               when "0101" => Z <='0';
               when "0111" => Z \le 0;
               when "1011" => Z <='0';
               when "1101" => Z <= '0';
               when others => Z <='1';
            end case;
       end process;
end beh;
-- any other solutions..?
```

```
entity customized mux is
  port(A, B, C, D,E: in std_logic_vector(3 downto 0);
                   : in std_logic_vector(2 downto 0);
       Т
                   : out std_logic_vector(3 downto 0) );
end customized mux;
architecture prog1 of customized_mux is -- architecture 1
                                - - in dataflow style of modeling
    with S select
            T \le A
                            when "000",
                    В
                            when "001",
                            when "010",
                    Α
                    C
                            when "011",
                            when "100",
                    Α
                            when "101",
                    D
                    Α
                            when "110",
                    Е
                            when others;
end prog1;
architecture prog2 of customized_mux is -- architecture 2
begin
                                - in behavioral style of modeling
process (S, A,B,C,D,E)
```


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity Dev_74138 is
port (E1, E2, E3: in std_logic;
   A: in std_logic_vector (2 downto 0);
   Z: out std_logic_vector (0 to 7)); -- note that the order is Z(0), Z(1), Z(3).... Z(7).
end Dev_74138;
architecture BEH of Dev_74138 is
begin
 process (A, E1, E2, E3) -- how would this work if A is not in the list? Would it still be a combinational cct?
 variable tmp: std_logic_vector (0 to 7);
 begin
        if E1 = '1' then Z \le "111111111";
        elsif E2 = '1' then Z <= "11111111";
        elsif E3 = 0' then Z \le 1111111111';
        else
          case A is
                 when "000" => tmp:= "011111111";
                 when "001" => tmp:= "101111111";
                 when "010" => tmp:= "110111111";
                 when "011" => tmp:= "111011111";
                 when "100" => tmp:= "11110111";
                 when "101" => tmp:= "11111011";
                 when "110" => tmp:= "11111101";
                 when "111" => tmp:= "11111110";
                 when others=> tmp:= "11111111";
           end case;
           Z \leq tmp;
        end if;
  end process;
end BEH;
```

```
Question 4
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                     -- behavioral style of modeling
entity mul beh is
  Port (x:in STD_LOGIC_VECTOR (2 downto 0);
      y: in STD_LOGIC_VECTOR (2 downto 0);
      z: out STD LOGIC VECTOR (5 downto 0));
end mul_beh;
architecture arch mul beh of mul beh is
begin
       process(x, y)
                                                                                                 101
       variable w1,w2,w3, temp: std_logic_vector(5 downto 0);
       begin
                                                                                                 0 1 1
               w1 := "000" & x(2) & x(1) & x(0);
                                                                                                 101
               w2 := "00" \& x(2) \& x(1) \& x(0) \& '0'; -w1*2
                                                                                              101
               w3 := '0' \& x(2) \& x(1) \& x(0) \& "00"; --w1*4
                                                                                            000
               case y is
                        when "000" => temp:= "000000";
                                                                                          001111
                        when "001" => temp:= w1;
                        when "010" => temp:= w2;
                        when "011" => temp:= w2+w1;
                        when "100" => temp:= w3;
                        when "101" => temp:= w3+w1;
                        when "110" => temp:= w3+w2;
                        when others => temp:= w3+w2+w1;
                       end case;
               Z \le temp;
 end process; -- using if statements to do the adding is another way to solve this!
end arch_mul_beh;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity Dev_Encrpt is
port (D_in: in std_logic_vector (4 downto 0); D_out: out std_logic_vector (2 downto 0));
end Dev_Encrpt;
architecture BEH of Dev_Encrpt is
begin
 process (D_in) -- work out another solution in dataflow style!!
 begin
         if D_{in}(3) = 0' and D_{in}(1) = 0' then D_{out} \le (D_{in}(4), D_{in}(2), D_{in}(0));
         elsif D_{in}(3) = 0' and D_{in}(1) = 1' then D_{out} \le (D_{in}(0), D_{in}(4), D_{in}(2));
         elsif D_{in}(3) = '1' and D_{in}(1) = '0' then D_{out} \le (D_{in}(2), D_{in}(0), D_{in}(4));
                                  D_{out} \le (not(D_{in}(4)), not(D_{in}(2)), not(D_{in}(0)));
         end if:
  end process;
end BEH;
```

### SS3


```
library IEEE; -- VHDL program which realizes the circuit of Question 5 of Tutorial 5 (Part 1).
use IEEE.STD_LOGIC_1164.ALL;
entity t5 is
  Port (B: in std_logic_vector (3 downto 0); N: out std_logic_vector (3 downto 0));
end t5;
architecture Behavioral of t5 is
begin
  process(B)
   variable temp: std_logic_vector (3 downto 0);
    begin
     case B is
         when "0000" => temp:="0011";
         when "0001" => temp:="0111";
         when "0010" => temp:="1000";
         when "0011" => temp:="0010";
         when "0100" => temp:="0110";
         when "0101" => temp:="1001";
         when "0110" => temp:="0000";
         when "0111" => temp:="11111";
         when "1000" => temp:="0101";
         when "1001" => temp:="0001";
         when "1010" => temp:="1010";
         when "1011" => temp:="0100";
         when "1100" => temp:="1011";
         when "1101" => temp:="1101";
          when "1110" => temp:="1100";
          when others => temp:="1110";
    end case;
   N \le temp;
  end process;
end Behavioral;
```




Assumption: The D input satisfies the set-up and hold times of the Latch and flip-flop. Also, the propagation delay of the devices are much less than the CLK period.


Connect D to J and  $\overline{D}$  to K.


# **Question SS5**











A	В	Q	Q
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

A	<b>\</b>	В	$\mathbf{Q}^{+}$
C	)	0	1
C	)	1	Q
1		0	$\overline{Q}$
1		1	0

Q	$\mathbf{Q}^{+}$	A	B
0	0	X	1
0	1	X	0
1	0	1	Χ
1	1	0	X

Condensed Characteristic Table


**Excitation Table** 

Characteristic Table

We need an extra JK flip-lop to implement a 5-bit counter. Such a counter would count from 0 to 31 and so to implement a mod29 counter, it needs to be cleared when count reaches 29:

$$29_{10} = \begin{array}{ccc} Q_4 \ Q_3 \ Q_2 \ Q_1 \ Q_0 \\ (1 \ 1 \ 1 \ 0 \ 1)_2 \end{array}$$


Since "11111" will not be reached for a mod-29 counter, the condition to be checked for is "111X1" i.e., we only need to detect  $Q_4 = Q_3 = Q_2 = Q_0 = 1$  to clear the counter. *How about for a Mod-27 counter?* 



### Question 9 (next page)


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity count01_beh is
  Port (x, clk, rst: in std_logic;
                                      y: out std_logic);
end count01_beh;
architecture count01_beh_arch of count01_beh is
begin
                                                       -- assume that x synchronously changes with clock
          process( clk , rst)
             variable zeros_count: std_logic_vector (1 downto 0):= "00"; -- zeros_count
             variable ones_count: std_logic_vector (1 downto 0):= "00"; -- ones_count
          begin
                      if (rst = '1') then y <= '0'; zeros_count := "00"; ones_count := "00";
                      elsif (clk'event and clk = '1') then
                                 y <= '0'; --assigning a default value; else y will be 'U' until it becomes 1 or is reset.
                                if (x = '0') and (zeros\_count < "11") then zeros\_count := zeros\_count + '1'; elsif (x = '1') and (ones\_count < "11") then ones\_count := ones\_count + '1';
                                 if (zeros_count = "11" and ones_count = "11") then y <= '1'; end if;
                     end if;
          end process;
end count01_beh_arch;
```


# 4 mode 2-bit counter




The next state table is:


<b>X</b> <sub>1</sub>	$\mathbf{X}_2$	$\mathbf{Q}_1$	$\mathbb{Q}_2$	Q <sub>1</sub> <sup>+</sup> /D <sub>1</sub>	$Q_2^+$ / $D_2$
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0







e: Use Karnaugh Maps to find logic expressions of J and K



Attempt Question 6 following a similar procedure!

Previous value of X	Current value of X	Q+
0	0	Q
0	1	0
1	0	1
1	1	$\overline{\overline{Q}}$

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity flipflop_beh is
  Port (x:in std_logic;
                                                       y: buffer std_logic);
                              clk : in std_logic;
end flipflop_beh;
architecture flipflop_beh_arch of flipflop_beh is
begin
process(clk)
variable xold, xnew, tmp: std_logic := '0';
begin
        if (clk'event and clk = '1') then
                 xnew := x; tmp := y;
                 if (xnew = '0' \text{ and } xold = '1') \text{ then } tmp := '1';
                          elsif (xnew = '1' and xold = '0') then tmp := '0';
                          elsif (xnew = '1' and xold = '1') then tmp := not tmp;
                 end if:
                 xold := xnew;
        y \le tmp;
        end if;
end process;
end flipflop_beh_arch;
```

#### **Question 13**

A four-bit barrel shifter that can shift to the right by 0, 1, 2 or 3 positions.

```
\begin{array}{c}
1000 & \xrightarrow{\text{Shift right by 0 bit}} & 1000, 1000 & \xrightarrow{\text{Shift right by 1 bit}} & 0100 \\
1000 & \xrightarrow{\text{Shift right by 2 bit}} & 0010, 1000 & \xrightarrow{\text{Shift right by 3 bit}} & 0001
\end{array}
```

```
-- This particular barrel shifter is implemented as a combinational circuit
-- with a 4 bit input "data" and a 4 bit output "data_sft".
-- The "shift" input is a two bit vector that specifies whether
-- to shift the input by 0, 1, 2 or 3 positions to the right.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity barrlshft_beh is
    Port ( data : in std_logic_vector(3 downto 0);
        shift : in std_logic_vector(1 downto 0);
        data_sft : out std_logic_vector(3 downto 0));
end barrlshft_beh;
```

```
library IEEE;
                                       -- library declaration
use IEEE.STD_LOGIC_1164.ALL;
                                       -- package declarations
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity serial_sft is
   Port ( clk,rst,start_load : in std_logic;
           data : in std_logic_vector(15 downto 0); -- 16 bit input data
          shift_out : out std_logic);
                                              -- the bit being shifted out
--start_load loads the new data when asserted. Also wakes the system up from idle state
architecture serial_sft_arch of serial_sft is
       type states is (idle, serial_sft);
                                             --declaring the various states
       signal state: states;
       signal count: std logic vector(3 downto 0);
process (clk,rst)
                              --asynchronous reset
 variable tmp: std_logic_vector(15 downto 0);
  begin
   if rst='1' then
                             -- enter idle state if system is reset
      state <= idle; shift_out <= '0'; tmp := "000000000000000"; count <= "0000";
   elsif clk'event and clk = '1' then
       case state is
       when idle =>
               if start_load = '1' then -- parallel load the data & reset counter
                      state <= serial_sft; tmp:=data;
                      shift_out <= '0';count <= "0000";
               end if;
       when serial_sft =>
               if start_load='1' then
                      tmp:=data; shift_out <= '0'; count <= "0000";</pre>
                      else shift_out <= tmp(conv_integer(count)); count := count+1;</pre>
               end if;
                       -- conv_integer is defined in library and required to
                         -- convert a vector to integer before it can be used as an index
       end case;
  end if;
end process;
end serial_sft_arch;
```


The sequence is: ...0,2,6,7,5,0,2,6,7,5... Thus, the next state table is as follows:

CUR	RENT ST	<b>FATE</b>	NEXT	STATE	
$Q2^N$	$\mathbf{Q1}^{\mathbf{N}}$	$\mathbf{Q0^N}$	$Q2^{N+1}$	$Q1^{N+1}$	$Q0^{N+1}$
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	1	0	1
all	other ent	ries	X	X	X

However, as the PAL16R8 outputs are inverted,


Q2	N Q1 <sup>N</sup>	$\mathbf{Q0}^{\mathbf{N}}$	$\overline{\mathbf{Q}}2^{\mathbf{N}+1}$	$\overline{\mathbf{Q}}1^{\mathrm{N+1}}$	$\overline{\mathbf{Q}}0^{\mathrm{N+1}}$	
0	0	0	<mark>1</mark>	0	1	
0	1	0	0	0	1	The D FF inputs are:
1	1	1	0	1	0	
1	0	1	<mark>1</mark>	1	1	D-FF #2 = Q1
1	1	0	0	0	0	D-FF #1 = Q0 Q2
	all other en	tries:	X	X	X	D-FF #0 = Q2 Q0 + Q2 Q1

Please note that only a rough simplification is done in the above solution, and the D-FF input expressions can be simplified further. However, we need not simplify if the resources (number of product terms etc) available on the PLD is sufficient to realize the circuit. OR-connections of the PAL are not programmable. To ensure that the output of the AND gates which are not in use remains de-asserted (low), we need the connections ( $\star$ ) as shown in the figure.



A	В	C	D	$\mathbf{Z}_0$	$\mathbf{Z}_1$	$\mathbf{Z}_2$
0	0	0	0	1	1	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	0	1	1
0	1	1	0	1	1	0
0	1	1	1	1	0	1
1	0	0	0	0	1	1
1	0	0	1	0	0	0
1	0	1	0	1	1	0
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	1	1
1	1	1	0	0	0	0
1	1	1	1	1	0	1

$$\begin{split} Z_0 &= \overline{A} \, \overline{B} \overline{C} \overline{D} + \overline{A} B C \overline{D} + \overline{A} B C \overline{D} + A \overline{B} C \overline{$$



# **Question 17**

3K module needs to have 12 address lines  $A_{11}$ - $A_0$  and devices need to be enabled as follows:


$\mathbf{A}_{15}$	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	<b>A</b> <sub>11</sub>	<b>A</b> <sub>10</sub>	$\mathbf{A}_{9}$	$\mathbf{A}_{8}$	$\mathbf{A}_7$	$\mathbf{A}_{6}$	$\mathbf{A}_{5}$	$\mathbf{A}_{4}$	$\mathbf{A_3}$	$\mathbf{A}_2$	$\mathbf{A}_{1}$	$\mathbf{A_0}$	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2K RAM
1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	Module
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1K RAM
1	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	Module
1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	Unused
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	memory

{unshaded bits applied to address inputs of the RAM devices}

Capacity of memory unit = Number of memory locations + Number of bits per location = 
$$(2^{11} + 2^{10}) \times 8$$
 {i.e., 3K x 8 bits } = 24 576

Memory range in use = Initial memory location 
$$\leftrightarrow$$
 Final memory Location  
=  $(8000\text{H} + 0000\text{H}) \leftrightarrow (8000\text{H} + 0\text{BFFH})$   
=  $8000\text{H} \leftrightarrow 8\text{BFFH}$   
Unused memory range =  $(8000\text{H} + 0\text{C}00\text{H}) \leftrightarrow (8000\text{H} + 0\text{FFH})$   
=  $8\text{C}00\text{H} \leftrightarrow 8\text{FFH}$   
(assuming that the memory map is till 8FFFH)

(a). ROM capacity =  $2^8 \times 8$ 




(c). The ROM contains 2<sup>8</sup> rows of 8 bit data. Each row is indexed by an address represented by MCAND and MPLIER and contains an 8 bit data of the corresponding PRODUCT.

<b>A</b> <sub>15</sub>	<b>A</b> <sub>14</sub>	<b>A</b> <sub>13</sub>	<b>A</b> <sub>12</sub>	<b>A</b> <sub>11</sub>	A <sub>10</sub>	$\mathbf{A}_9$	$\mathbf{A}_{8}$	$\mathbf{A}_7$	$\mathbf{A}_{6}$	$\mathbf{A}_{5}$	$\mathbf{A}_{4}$	$\mathbf{A}_3$	$\mathbf{A}_2$	$\mathbf{A}_{1}$	$\mathbf{A}_{0}$	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1K RAM
1	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	Device1
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1K RAM
1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	Device2
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1K RAM
1	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	Device3
1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1K RAM
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	Device 4

From the above table, when A12 to A15 is "1000" the RAM module (i.e., one of the RAM devices) is enabled:

- o the decoder is enabled
- o A10 to A11 determines which decoder output (and thus RAM device) is active
- o A0 to A9 applied to the address inputs of each RAM selects the particular location within the **selected** RAM device.

4K x 4 RAM module (dotted box) with memory address starting from 8000H



Is it possible to achieve exhaustive decoding by giving  $A_1 - A_0$  as input to the 2-4 decoder instead of  $A_{11} - A_{10}$ ?