

# **EE2020**

## **Digital Fundamentals**

### **(L5 - Combinational logic)**

**Prof. Massimo Alioto**

**Dept of Electrical and Computer Engineering**

Email: *massimo.alioto@nus.edu.sg*

## **Outline**

---

- Introduction
- Binary adders
  - Half adders, full adders, ripple adders.
- Magnitude comparators
- Decoders, BCD to 7-segment decoders
- Encoders, Multiplexers
- Demultiplexers
- Tri-state logic elements


# Introduction

- There are two types of logic circuits
  - Combinational and sequential logic circuits
- Combinational logic
  - The output depends only on the current inputs
- Sequential logic
  - The output depends on both past and present inputs, which implies that there is a memory element in the sequential circuit
- Combinational logic circuits implement some commonly used logic functions in a single chip
- The scale of integration for combinational logic is considered medium (10- 1000gates), thus is called **MSI** (medium scale integration)
- The advantages of using MSI are low cost, small area, low power consumption and high reliability.

EE2020 Digital Fundamentals - XU YP


3

## 4-bit magnitude comparator – logic gate implementation vs. MSI



**7485 4-bit magnitude comparator  
circuit diagram**

30 gate ICs are needed if it were  
implemented by individual gates




**7485 (MSI)  
(4-bit magnitude comparator)**

EE2020 Digital Fundamentals - XU YP

4

## BCD-to-7 segment decoder – Logic gate implementation vs. MSI



EE2020 Digital Fundamentals - XU YP

5

## Approach to Learning MSI Devices

- Understand the function of the MSI devices
- Understand how the function of the device is described? (Voltage table or Boolean expression)
- What are the practical applications of the MSI devices?
- Design using MSI(s)

EE2020 Digital Fundamentals - XU YP

6

# Binary Adders

- Perform addition of two binary numbers
- Half-adder
- Full adder
- MSI adder


## Half Adders

- It's a one bit binary adder with two inputs of  $A_i$  and  $B_i$

$0 + 0 = 0$   
 $0 + 1 = 1$   
 $1 + 0 = 1$   
 $1 + 1 = 10$

Carry  $\rightarrow C_{i+1}$   
 $A: A_n \dots A_{i+1} \boxed{A_i} \dots A_0$   
 $B: B_n \dots B_{i+1} \boxed{B_i} \dots B_0$   
 Sum  $\rightarrow S_i$

$A_i$	$B_i$	Sum <sub><math>i</math></sub>	Carry <sub><math>i+1</math></sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S_i = \bar{A}_i B_i + A_i \bar{B}_i$$

$$C_{i+1} = A_i B_i$$

Carry in from  $i-1$  bit cannot be added

# Full Adders

- Full adders can use the carry bit from the previous stage of addition



$A_i$	$B_i$	$C_i$	$S_i$	$C_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

EE2020 Digital Fundamentals - XU YP

9

# Full Adders (cont.)

K-map for SUM

$A_i \backslash B_i C_i$	0	1
00	0	1
01	1	0
11	0	1
10	1	0

Note:  $C_{i+1}$  is not a MSOP, but less overall hardware is reqd. if we use this expression. It allows sharing of  $A_i$  XOR  $B_i$  between  $SUM_i$  and  $C_{i+1}$ .

$$\begin{aligned}
 SUM &= \bar{A}_i \bar{B}_i C_i + \bar{A}_i B_i \bar{C}_i + A_i \bar{B}_i \bar{C}_i + A_i B_i C_i \\
 &= \bar{A}_i (\bar{B}_i C_i + B_i \bar{C}_i) + A_i (\bar{B}_i \bar{C}_i + B_i C_i) \\
 &= \bar{A}_i (B_i \oplus C_i) + A_i (\bar{B}_i \oplus \bar{C}_i) \\
 &= A_i \oplus B_i \oplus C_i
 \end{aligned}$$

K-map for CARRY

$A_i \backslash B_i C_i$	0	1
00	0	0
01	0	1
11	1	1
10	0	1

$$\begin{aligned}
 C_{i+1} &= A_i B_i + A_i \bar{B}_i C_i + \bar{A}_i B_i C_i \\
 &= A_i B_i + C_i (A_i \bar{B}_i + \bar{A}_i B_i) \\
 &= A_i B_i + C_i (A_i \oplus B_i)
 \end{aligned}$$


EE2020 Digital Fundamentals - XU YP

10

## Full Adder Circuit

$$SUM = (A_i \oplus B_i) \oplus C_i$$

$$C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$$




Voltage Table

A <sub>i</sub>	B <sub>i</sub>	C <sub>i</sub>	S <sub>i</sub>	C <sub>i+1</sub>
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

Note: A full adder adds 3 bits. Can also consider as first adding first two and then the result with the carry

## Parallel Adders



4 full adders cascaded


## Parallel Adders (cont.)

- In general,  $n$  full adders can be used to form a  $n$ -bit adder
- Carry ripple effect
  - Carry bits have to propagate from one stage to the next
  - Inherent propagation delays associated with this carry propagation
  - Output of each full adder is therefore not available until the carry-in from the previous stage is calculated
  - As the carries *ripple* through the chain → also known as *ripple* adders
- This relatively slow rippling effect is substantially minimized in commercial MSI chips by using *carry look ahead circuitry*
- Otherwise, addition may be unacceptably slow ~ 1.28μS to add 32 bit binary numbers

*\*Read about how carry look-ahead circuits work yourself*


## MSI Parallel Adders

### 4-bit Parallel Adder



- Commonly used chips are 74'83 and 74'283
- They are functionally the same, but have different pin configurations
- Both feature carry look ahead circuitry

### An 8-bit adder constructed from two 74'283 adders




## Binary Subtractors

- Binary adders can be used to perform subtraction if the two binary numbers are their 2's complement
- Therefore, no separate subtractor MSI is available

## Magnitude Comparator

- Outputs are functions of relative magnitudes of 2 input binary numbers, A and B



Functional block diagram



# Magnitude Comparator truth table

Two-bit magnitude comparator

A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	(A > B)	(A = B)	(A < B)
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

EE2020 Digital Fundamentals - XU YP

17

# K-maps for A>B and A<B

A>B

A <sub>1</sub> A <sub>0</sub> B <sub>1</sub> B <sub>0</sub>	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$(A > B) = \bar{A}_1\bar{B}_1 + A_0\bar{B}_1\bar{B}_0 + A_1A_0\bar{B}_0$$

A<B

A <sub>1</sub> A <sub>0</sub> B <sub>1</sub> B <sub>0</sub>	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$$(A < B) = \bar{A}_1B_1 + \bar{A}_1\bar{A}_0B_0 + \bar{A}_0B_1B_0$$

EE2020 Digital Fundamentals - XU YP

18

## K-map for A=B

A=B

$A_1A_0 \backslash B_1B_0$	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

$$(A = B) = \overline{A_1}\overline{A_0}\overline{B_1}\overline{B_0} + \overline{A_1}A_0\overline{B_1}B_0 \\ + A_1A_0B_1B_0 + A_1\overline{A_0}B_1\overline{B_0}$$


This can be generated indirectly  
using (A<B) and (A>B)



$$(A = B) = \overline{(A < B)} \cdot \overline{(A > B)}$$

## MSI Magnitude Comparator

- 74'85 magnitude comparator
  - Compares two 4-bit inputs
  - Supports cascading



Functional block diagram

## Cascading 74'85


- Cascading inputs allow realization of a comparator of length 4N.
- *Note:*
  - if the 4 MSB's of A are greater than the 4 MSB's of B, then  $A > B$  is True regardless of cascading inputs from previous stage
  - if the 4 MSB's of A are less than the 4 MSB's of B, then  $A < B$  is True regardless of cascading inputs from previous stage.
  - if the 4 MSB's of A are equal to the 4 MSB's of B, then output depends on cascading inputs from previous stage

## Voltage table of 74'85

Voltage Table

Comparing Inputs				Cascading Inputs			Outputs		
$A_3, B_3$	$A_2, B_2$	$A_1, B_1$	$A_0, B_0$	$(A > B).I$ N	$(A < B).I$ N	$(A = B).I$ N	$(A > B)$	$(A < B)$	$(A = B)$
$A_3 > B_3$	X	X	X	X	X	X	H	L	L
$A_3 < B_3$	X	X	X	X	X	X	L	H	L
$A_3 = B_3$	$A_2 > B_2$	X	X	X	X	X	H	L	L
$A_3 = B_3$	$A_2 < B_2$	X	X	X	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	X	X	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	X	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	X	X	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	X	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	L	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	H	L	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	X	X	H	L	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	H	L	L	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	H	H	L


## 8-bit Magnitude Comparator



## Decoder

- A decoder is a circuit element that will decode an N-bit code.
- It activates an appropriate output line as a function of the applied N-bit input code

Functional block diagram




Truth Table

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	Z <sub>3</sub>	Z <sub>4</sub>	Z <sub>5</sub>	Z <sub>6</sub>	Z <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

## MSI Decoder 3-8

- A decoder can have up to  $2^N$  output lines for N inputs
- MSI decoders are available as 2-4, 3-8, 4-10 decoders, etc
- *Example:* The 74'138 decoder 3-8 decoder



Functional block diagram

## MSI Decoder 74'138

Voltage Table (Active low)


Inputs						Outputs							
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	Z <sub>3</sub>	Z <sub>4</sub>	Z <sub>5</sub>	Z <sub>6</sub>	Z <sub>7</sub>
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	L	H	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	L	H	H	H	H	H	L	H	H	H	H
L	L	H	H	L	L	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	H	H	L	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

## MSI Decoder 74'138 – cont.

- A 74'138 functions as a decoder only if all 3 ENABLE inputs are asserted. Otherwise, all 8 active low outputs are de-asserted (H voltage).
- The ENABLE inputs can also be conveniently used for expanding the decoder
- In general, larger decoders can be constructed from smaller decoders using some additional circuitry


## Cascading two 3-8 Decoders (74'138)

Realization of a 4-16 decoder



Functional block diagram


Top decoder is enabled only if  $A_3 = 0$ .  
 Bottom decoder is enabled only if  $A_3 = 1$ .  
 Hence, output is unique.




Multiple enable inputs ensure that no inverters are needed!

## BCD-to-7 Segment Decoder

- Converts a BCD number into signals required to display that number on a 7-segment display



A 7-segment display. Each segment is an LED which will light when a logic 1 signal is applied to it





- 7-segment displays are of 2 types: *common anode* and *common cathode*
- Common anode display has all LED anodes connected and is active low, whereas the common cathode display is active high

EE2020 Digital Fundamentals - XU YP

29

## BCD-to-7 Segment Decoder – cont.




Truth Table

D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	X	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X	X
1	1	0	0	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X

30

## MSI BCD-to-7 Segment Decoder

- Examples of commercial BCD-to-7 segment decoders are 74'47 (active low) and 74'48 (active high)



0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
Numerical designations – resultant displays

31

## Voltage tables for 74'48

Inputs							I/O	Outputs						
Decimal or Function	LT	RBI	D	C	B	A	BI/RBO	a	b	c	d	e	f	g
0	H	H	L	L	L	L	H	H	H	H	H	H	H	L
1	H	X	L	L	L	H	H	L	H	H	L	L	L	L
2	H	X	L	L	H	L	H	H	H	L	H	H	L	H
3	H	X	L	L	H	H	H	H	H	H	H	L	L	H
4	H	X	L	H	L	L	H	L	H	H	L	L	H	H
5	H	X	L	H	L	H	H	H	L	H	H	L	H	H
6	H	X	L	H	H	L	H	L	L	H	H	H	H	H
7	H	X	L	H	H	H	H	H	H	H	L	L	L	L
8	H	X	H	L	L	L	H	H	H	H	H	H	H	H
9	H	X	H	L	L	H	H	H	H	H	L	L	H	H
10	H	X	H	L	H	L	H	L	L	L	H	H	L	H
11	H	X	H	L	H	H	H	L	L	H	H	L	L	H
12	H	X	H	H	L	L	H	L	H	L	L	L	H	H
13	H	X	H	H	L	H	H	H	L	L	H	L	H	H
14	H	X	H	H	H	L	H	L	L	L	H	H	H	H
15	H	X	H	H	H	H	H	L	L	L	L	L	L	L
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	L
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	L
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	H

EE2020 Digital Fundamentals - XU YP

32



## BCD-to-7 Segment Decoder Notes

- **ALL SEGMENTS BLANKING:** When BI.L is open or held high, normal operation is obtained. When BI.L is low, all segment outputs are low (blanked – chip is disabled)
- **TEST MODE:** if lamp-test input LT is low, and BI/RBO.L is open or held high, all segment outputs are high
- **ZERO BLANKING:** If ripple blanking input (RBI.L) is low, zero is blanked (to hide leading zeroes). If RBI.L is open or high, zeroes are displayed.
- When ripple-blanking input (RBI.L) and inputs A, B, C, and D are low and LT is high, all segment outputs go low and the ripple-blanking output (RBO.L) goes to a low level (response condition)

33

## Controlling Zeroes Display


- A summary of how RBI/BI signal influences display of numbers. Note in the last one BI is an input

RBI	ABCD	BI/RBO	a, b, ---, f
L	0000	RBO=L	Blanked out
L	Non-Zero	RBO=H	As Appropriate
H	X	RBO=H	As Appropriate
X	X	BI=L	Blanked out

- A design choice is whether a display system should display leading 0's
- If it's OK to display leading zeros, all decoders are independent, and their RBI is set to H

## Controlling Zeroes Display (cont.)

- If leading 0's need to be suppressed, then the decoders must be serially connected as below




Use of RBI and RBO in a cascade of 7-segment displays

## Encoder

- Perform the inverse of the decoding function
- For N different inputs, an encoder is a circuit element that generates a binary code that uniquely identifies the input

Functional block diagram




Truth Table (an 8-3 encoder)

$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	$C_2$	$C_1$	$C_0$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

## MSI Priority Encoder

- These encoders allow several inputs to be active simultaneously (as opposed to only one), or no input at all e.g. commercial **74'148** 8-3 priority encoder



All input/output and control elements are active low (indicated by the bubbles)

EO: Enable output (for cascading)

GS: Is asserted when at least one input is asserted (see row2, row10 of table)

EE2020 Digital Fundamentals - XU YP

37

## MSI Priority Encoder (cont.)

- EI and EO are used for cascading 74'148

Voltage table

Inputs									Outputs				
EI	0	1	2	3	4	5	6	7	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	L	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H


When more than one input is activated, 74'148 encodes input with highest priority:

7 has priority over 6  
6 has priority over 5,  
etc.

EE2020 Digital Fundamentals - XU YP

38

## Priority Encoder at Work!




EE2020 Digital Fundamentals - XU YP


39

## Multiplexer

- A multiplexer (MUX) is a combinational circuit element that selects data from one of many inputs and directs it to a single output



Functional block diagram



Actual truth table would have  $2^6$  rows corresponding to  $I_0, I_1, I_2, I_3, S_0$  and  $S_1$

Condensed truth table

$S_1$	$S_0$	$Z$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

Selection control inputs allow one of the inputs to pass through to the output


EE2020 Digital Fundamentals - XU YP

40

## MSI Multiplexer

- MUX's are commercially available with 2, 4, 8, and 16 inputs, and active high/low I/O
- 74'151 is an 8-input multiplexer shown here

$$Z = \bar{E}(\bar{S}_2\bar{S}_1\bar{S}_0I_0 + \bar{S}_2\bar{S}_1S_0I_1 + \bar{S}_2S_1\bar{S}_0I_2 + \bar{S}_2S_1S_0I_3 + S_2\bar{S}_1\bar{S}_0I_4 + S_2\bar{S}_1S_0I_5 + S_2S_1\bar{S}_0I_6 + S_2S_1S_0I_7)$$



Functional block diagram

41

## MSI Multiplexer 74'151


Voltage table for 74'151

E	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	Z'	Z
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

\*Inputs (I<sub>0</sub> – I<sub>7</sub>) can be either H or L

# MSI Multiplexer Example Usage

- Use 2 four-input MUX's to select **one of the four 2-bit data inputs** to be processed by device X
- For S<sub>1</sub> S<sub>0</sub> inputs of 00, 01, 10, or 11, either the 2-bit data A, B, C, or D, respectively, is connected to input of device X




EE2020 Digital Fundamentals - XU YP

43

# Demultiplexer

- Connects a signal to any one of a number of output lines based on selection control




EE2020 Digital Fundamentals - XU YP

44

# MSI Demultiplexer

- 74'138 – same as the decoder chip
  - $A_0A_1A_2$  are now control signals



Voltage table


Enable		Data	Selection			Outputs							
E <sub>2</sub>	E <sub>3</sub>	E <sub>1</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	Z <sub>3</sub>	Z <sub>4</sub>	Z <sub>5</sub>	Z <sub>6</sub>	Z <sub>7</sub>
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	L	L	H	H	H	H	L	H	H	H
L	H	L	H	L	L	H	H	H	H	L	H	H	H
L	H	L	H	H	L	H	H	H	H	H	L	H	H
L	H	L	H	H	H	H	H	H	H	H	L	H	H
L	H	L	H	H	H	H	H	H	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	H	H	H	L

EE2020 Digital Fundamentals - XU YP

45

# Cascading demultiplexer

1-to-32 Demultiplexer (using 4 1-to-8 demux)




EE2020 Digital Fundamentals - XU YP

46

# Tri-State Logic Elements

- Ordinarily, a digital device has 2 states.
  - A tri-state device has a 3<sup>rd</sup> state called the *high impedance state*. Very useful in memory buses.
- MSI example: 74'125

Functional block diagram



Voltage table

E	D	Y
L	L	L
L	H	H
H	X	(Z)


← (Z) = high impedance

47

# Multiplexer Using Tri-State Element

When Control = 00, tri-state device for  $A_0$  is enabled, others are disabled. Hence  $A_0$  is connected to  $X_0$ , etc

In the high impedance state, the output of the tri-state device does not drive or load any circuit connected to it, i.e. output behaves as if it is electrically disconnected – makes multiplexing possible



EE2020 Digital Fundamentals - XU YP


48



## MSI Tri-State Logic Elements

- 74'253 is a 4-input tri-state MUX
- Note the high impedance state instead of H/L

Functional block diagram



Voltage table

Select inputs		Data inputs				Enable	Output
S <sub>1</sub>	S <sub>0</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	E	Z
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

49

## Summary

- Introduction to MSI elements
- Binary adders
  - Half adders, full adders, ripple adders.
- Magnitude comparators
  - Cascading two magnitude comparator chips
- Decoders, BCD-to-7-segment decoders
  - Cascading two decoder chips
- Encoders, Priority encoders
- Multiplexers
- Demultiplexers
- Tri-state logic elements