SEZUENTIAL CIRCUITS

© Copyright Ashvaf Kassím. All rights reserved.

DIGITAL design

Sequential Circuits: An Overview

In sequential circuits, outputs depend on both present & past inputs. We consider sequential circuits and their realizations.

Types of sequential circuits: Synchronous and Asynchronous:

Synchronous	Asynchronous	
Clocked: need a clock input	Unclocked	
responds to inputs at discrete time	responds whenever input signals	
instants governed by a clock input	change	

Asynchronous flip-flops (FFs): set-reset (SR) FFs & applications

Synchronous flip-flops (FFs) come with *clocked* circuits: J-K, D, and T FFs, and conversions between them.

Design and realization of asynchronous & synchronous counters.


Storage and shift registers.

Realization of Basic Flip-flops & Simple Applications

Objective: to obtain a basic understanding of FF operations.


FFs are building blocks of *sequential circuits* and are fundamental *memory devices* which have two stable states: 1(T) or $0(F) \Rightarrow implies$ that a FF can store 1 bit of info.

The most basic FF is *unclocked* S-R *Flip-flop* of which there are two varieties: the NOR form and the NAND form.



NOR			
S R	Output		
0 0 0 1 1 0 1 1	No change Q = 0 Q = 1 Invalid		
0 0 is the rest state			

NIOD




n	INAINU			
Ų	S R	Output		
$\overline{\mathbf{Q}}$	0 0 0 1 1 0 1 1	Invalid Q = 1 Q = 0 No change ne rest state		

NAND

state tables follow directly from truth tables of NOR and NAND gates.

5-R Flip-flops & Simple Applications


5-R FF can *record* and *store* transient events.



S R	Output		
0 0 0 1 1 0 1 1	No change Q = 0 Q = 1 Invalid		
N N is the rest state			

Assume that the *rest state* is: S = R = 0; and let Q = 0, $\overline{Q} = 1$.


At some point in time, if $S \to \square$ while $R = 0 \Rightarrow Q = 1$, $\overline{Q} = 0$, i.e., the event (S going high) is recorded and stored as Q = 1.



Switching is not instantaneous i.e., propagation delays are involved

5-R Flip-flops & Simple Applications


If a mechanical switch is used as an input to a digital circuit, it may cause problems — it bounces (see Fig (a)) before settling down.



To obtain a clean signal (see Fig (b)), we can use a **5-R FF**.

Switch debouncing is a common use of S-R FFs.

(b) Debounced switch signal



Switch debouncing circuit

S R	Output
0 0	No change
0 1	Q = 0
1 0	Q = 1
1 1	Invalid


0 0 is the resting state

Analysis:

- a. Vcc at OFF position: S=0, R=1 \Rightarrow Q = 0
- b. Throw switch to ON: S= \square , R=0 \Rightarrow Q=1
- c. Throw switch to OFF: S=0, R= \square \square \square \Rightarrow Q= 0

Clock Signal: a periodic pulse train of equally spaced pulses

Clock input is a controlling input to a clocked sequential circuit which specifies when FF outputs can change in response inputs.




DİGİTAL design


Clocked Sequential Circuits

Sequential circuits respond to inputs only at the active clock edges i.e., $HIGH \rightarrow LOW$ or $LOW \rightarrow HIGH$ transitions

At any other time in the clock cycle, changing inputs have no effect on the output.

Edge triggered circuit elements with active-high and activelow clock inputs (indicated by bubble '0'):





active-high clock input:
responds to inputs "at the moment"
clock signal goes from
LOW → HIGH (rising edge)

√


active-low clock input:

responds to inputs at *falling edge* of clock signal i.e., "at the moment" clock signal goes from $HIGH \rightarrow LOW$.

Clocked FFs only respond to inputs at active clock edges

When inputs don't change \Rightarrow FF outputs don't change. If inputs change \Rightarrow FF output changes state only at the active clock edge.


Different kinds of FFs are available which differ by types of inputs, and how the inputs affect FF operation.



Intrinsic timing parameters associated with FF operations.

FF timing parameters

 t_{setup} : minimum time before the *active* clock edge by which FF inputs must be stable.



 t_{hold} : minimum time inputs must be stable after active clock edge

 t_{pHL} : time taken for FF output to change state from High to Low.

 t_{pLH} : time taken for FF output to change state from Low to High.


What happens if inputs change state right at the active clock transition (ACT)?? Answer: output is unpredictable

Thus, inputs must meet the required setup & hold times of device.

Design methods considered later will explicitly guarantee this...

J-K Flip-flop

FF responds at rising edge (positive edge triggered)



CLK	J	K	Q	Q [†] ◀
\uparrow	0	0	0	0
\uparrow	0	0	1	1
\uparrow	0	1	0	0
\uparrow	0	1	1	0
\uparrow	1	0	0	1
\uparrow	1	0	1	1
\uparrow	1	1	0	1
\uparrow	1	1	1	0

next output state

J	K	Q ⁺	Operation
0	0	Q	hold
0	1	0	clear
1	0	1	set
1	1	Q	Toggle

J-K Flip-Flop

characteristic table

```
entity JK FF is
   port ( Q, Qbar: buffer STD LOGIC;
        J,K, CLK: in
                          STD LOGIC);
end JK FF;
architecture JK FF BEH of JK FF is
begin
 process ( CLK )
  variable tmp: STD LOGIC;
  begin
    if CLK'event and CLK = '1' then
          J/=K then tmp := J;
       elsif J='1' then tmp := not Q;
       else tmp := 0;
       end if;
     Q <= tmp; Qbar <= not tmp;</pre>
    end if;
 end process;
end JK FF BEH;
```

condensed characteristic table




process executes when there's an event on **CLK**: when **CLK** changes to 'l' \Rightarrow Q changes depending on values of **J** & **K** as shown in the **JK** FF's characteristic table.


DIGI

Commercially available J-K Flip-flops


These commercial FFs respond at the falling edge (negative edge triggered)



74'107 with asynchronous clear




voltage table (X denotes "don't care")



74'113 with asynchronous set

CLK	PR	J	K	$Q^{^{\dagger}}$
Χ	L	Χ	Χ	Н
\downarrow	Н	L	L	Q
\downarrow	Н	L	Н	L
\downarrow	Н	Н	L	Н
\downarrow	Н	Н	Н	\overline{Q}

voltage table




74'109 with direct set & direct clear

CLK	PR	CLR	J	K	$Q^{^{+}}$
X	L	Н	Χ	Χ	Н
X	Н	L	Χ	X	L
X	L	L	Χ	Χ	not allowed
\rightarrow	Н	Н	L	L	Q
\downarrow	Н	Н	L	Н	L
\downarrow	Н	Н	Н	L	H
\downarrow	Н	Н	Н	Н	\overline{Q}

voltage table

D Flip-flop (D for delay)

doesn't depend on previous value!




CLK	D	Q	Q
\uparrow	0	0	0
\uparrow	0	1	0
\uparrow	1	0	1
\uparrow	1	1	1

CLK	D	Q ⁺
↑	0	0
\uparrow	1	1


Functional block diagram of a D Flip-Flop

characteristic table


condensed characteristic table




D Latch & T Flip-flop




Functional block diagram of a D Latch



Functional block diagram of a T Flip-flop




A T Flip-flop made from a J-K Flip-flop



truth table (X denotes "don't care")

CLK	Т	Q	Q^{\dagger}
\uparrow	0	0	0
\uparrow	0	1	1
\uparrow	1	0	1
\uparrow	1	1	0

characteristic table



truth table

The **D** Latch is basically a level sensitive FF.

Model these using VHDL!

CLK	Т	Q^{\dagger}
\uparrow	0	Q
\uparrow	1	\overline{Q}

condensed characteristic table

Since T Flip-flops are easy to construct from other FFs, they are not available commercially.


Counters: Asynchronous & Synchronous counters

Asynchronous counters: circuit elements do not get the clock input simultaneously.

Synchronous counters: circuit elements get the clock input simultaneously.

Asynchronous (ripple) counter:


clock connected to first (LSB) FF only while succeeding FFs get their clock input from output of previous FF asynchronous counter



DİGİTAL design

About the Asynchronous Ripple Counter...

Each FF A,B,C, & D successively halves the input clock frequency.



The 4-bit counter:

- o counts in sequence from 0000 $(0) \rightarrow$ 1111 (15)
- \circ has 16 distinct count states \Rightarrow called a mod-16 counter


N FFs connected this way will have 2^N states \Rightarrow mod- 2^N counter

How to obtain a counter with mod- $X < 2^{N}$? Answer:

- o assume counter starts from 0
- \circ identify FFs that will be in HIGH state when count = \times
- o feed those FFs outputs to a NAND gate
- o connect NAND gate output to asynchronous CLR input of FFs


.

A Mod-6 asynchronous counter... $mod-6 < 2^3$



DİGİTAL design

A Mod-14 & Mod-10 (decade) counters...



Decade counter: counts up in ordinary binary sequence: $0000 \rightarrow 1001$


Decade counters are also called BCD counters.

Ripple counters considered so far, counted up \uparrow . How to make them count down \downarrow ?

DİGİTAL design

Count-down ripple counter...

To count down: connect complements of FF outputs to clock inputs of succeeding FFs



DIGITAL design

Asynchronous ripple counter... limiting frequency

Ripple counters are very easy to implement but have a major drawback: they cannot operate beyond a limiting frequency and so are primarily useful for low frequency applications.

The limitation arises because propagation delays of the FFs in the chain add up:

o clock input to FF1: t_0 (clock transition time)

o clock input to FF2: $t_0 + t_{pd}$ CLK

Κ

o clock input to FF3: $t_0 + 2t_{pd}$

○ clock input to \overrightarrow{FFN} : $t_0 + (n-1)$ t_{pd} ⇒ the n^{th} FF rather changes state at n t_{pd} after t_0


Hence for proper operation: $T_{clock} \ge n t_{pd}$ or $f_{max} \le 1 / n t_{pd}$


This is illustrated by waveforms in the next slide!

Κ

c

Asynchronous ripple counter... limiting frequency.. cont.





Worst case design for a ripple counter:

Consider a FF: $t_{pLH} \cong 16 \text{ ns.}$, $t_{pHL} \cong 24 \text{ ns.}$

Hence, choose $t_{pd} = 24$ ns for a worst case design.

For a 4-bit ripple counter:


$$f_{max} = 1./(4 \times 24 \text{ ns.}) = 10.4 \text{ MHz.}$$

For a 6-bit ripple counter:

$$f_{max} = 1./(6 \times 24 \text{ ns.}) = 6.9 \text{ MHz.}$$


Here propagation delays imply $f_{\text{max}} = 1/(3 \times 50 \text{ns}) = 6.67 \text{ MHz}$. But the clock frequency is 10 MHz!


Commercial MSI ripple counter... 74'293



Practice questions:

- 1. Wire 74'293 for a mod-14 ctr.
- 2. Wire 2 74'293's for a mod-60 ctr.






Synchronous (parallel) Counters ...

These counters can operate at higher frequencies than ripple counters because all FFs are simultaneously triggered by the clock.

Circuit below is a mod-16 counter where all FFs are triggered by the same clock & toggles at every ACT (since J=K=1) as follows:

- B toggles when A = 1
- C toggles when AB = 1
- D toggles when ABC = 1




Count	D	C	В	Α
		0	•	A
0	U	Ü	0	U
1	0	0	0	(1)
1 2 3	0	0 0 0 0	0	0
3	0	0	Ų	4
4 5	0	1	10	0
5	0 0 0 0 0 0 0 1 1 1 1 1 1 1	1 1 0 0 0	0 1 1 0 0 1	0 1 0 0 1 0 1 0 1 0 1 0
6	0	1	1	0
7 8	0	Ų	1	\bigcap
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11 12 13	1	0	1	1
12	1	1	0 0 1 1	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0
	0 C	0	n	t

Total delay involved in this synchronous counter: $t_{pd} = t_{pd}(FF) + t_{pd}(AND)$

Hence it operates at higher frequency than corresponding ripple counter. Also, it is better behaved with respect to the decoding process.

If $t_{pd}(\mathsf{FF})=50\mathrm{ns} \ \& \ t_{pd}(\mathsf{AND})=20\mathrm{ns} \Rightarrow t_{pd}=50+20=70\mathrm{ns} \Rightarrow T_{clock} \geq 70\mathrm{ns} \Rightarrow operating$ frequency $f_{max} \leq 1 / 70\mathrm{ns} = 14.3\mathrm{MHz}$ (irrespective of no. of FFs). However, for a 4-bit ripple counter $f_{max} = 1 / (4 \times 50\mathrm{ns}) = 5 \ \mathrm{MHz}$.

Up/Down Synchronous Counters ...




Count-up & Count-down signals control the count sequence

Count sequence is up if Count-up = 1 & Count-down = 0 \Rightarrow FF inputs (like before): J(A)=K(A)=1, J(B)=K(B)=A, and J(C)=K(C)=AB.

Count sequence is down if Count-up = 0 & Count-down = 1 \Rightarrow FF inputs: J(A)=K(A)=1, $J(B)=K(B)=\overline{A}$, and $J(C)=K(C)=\overline{A}\overline{B}$.


Verify that this indeed makes the counter count down!

MSI counters: 74'162 (decade) & 74'163 (mod-16)



Functional block diagram for the 74'162

CLR	LD	CEP	CET	Function
Н	Н	Н	Η	Normal count
Н	L	Χ	Χ	Parallel load
L	X	Χ	Χ	Clear



Functional block diagram for the 74'163

$$TC = CET \cdot Q_3 \cdot \overline{Q}_2 \cdot \overline{Q}_1 \cdot Q_0$$

For the 74'163

$$TC = CET \cdot Q_3 \cdot Q_2 \cdot Q_1 \cdot Q_0$$

Functional descriptions

during this clock cycle.

LD = 1 and $D_3 - D_0 = 1011$

..., 1111, 0000, 0001, 0010, 0000, 0001, 0010, 0011, 0100, 0101, ...

†
during this clock cycle.

CLR = 1

Synchronous Presetting

←Example of the LD input function


Synchronous Clear

← Example of the CLR input function

TC (*Terminal count output*): becomes TRUE at the counts of 1001 (**74'162**) and 1111 (**74'163**) for one clock period \Rightarrow useful for *cascading* counters.

Cascading connection for two 74'163's to make an 8-bit counter.

8-bit counter formed by cascading two 74'163s ...



Notes:

- TC output of the bottom 74'163 is connected to the CET input of the top 74'163.
- Q₇, Q₆,..., Q₃, Q₂,..., Q₀ are the counter bits ordered from MSB to LSB.


```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity Dev 74163 is
port (LD, CLR, CEP, CET, CLK: in std logic;
      D: in std logic vector (3 downto 0);
      count : out std logic vector (3 downto 0);
      TC : out std logic);
end Dev 74163;
architecture BEH of Dev 74163 is
 signal Q: std logic vector (3 downto 0):= "0000";
 begin
  process (CLK)
   begin
      if CLK'event and CLK ='1' then
              CLR = '0' then O <= "0000";
        elsif LD = '0' then O <= D;</pre>
        elsif (CEP and CET) = '1' then O<= O + 1;
        end if;
      end if:
  end process;
   count <= Q; -- concurrent outputs</pre>
   TC \leftarrow Q(3) and Q(2) and Q(1) and Q(0) and CET;
 end BEH;
```

Modeling counters using VADL ... example I

```
library ieee;
use ieee.std logic 1164.all,
use ieee.std logic unsigned.all;
              -- this works with the Xilinx...
entity counter is
 port (CLK, reset: in std logic;
        cnt : out std logic vector(4 downto 0));
end counter;
architecture beh of counter is
signal temp : std_logic vector(4 downto 0);
begin
process (CLK , reset) is -- synchronous counter with asynchronous reset
 begin
                   -- '+' can be applied on std logic with use of the unsigned function
  if reset='1' then temp <= "00000";</pre>
  elsif CLK'event and CLK='1' then
       temp <= temp + 1; -- '+' does not produce a carry-out!
  end if;
end process;
cnt <= temp; -- concurrent output</pre>
end beh;
```

page 26

Modeling counters using VADL. example II (using states)



DIGITAL design

FLIP-FLOPS

© Copyright Ashvaf Kassím. All rights reserved.

DİGİTAL design


Flip-flop conversions.....

Conversion from J-K FF to T FF was easy and intuitive. How about more *complex* conversions?

Example: Build a "gated" D FF from a J-K FF.

When a gating signal LD is TRUE the circuit behaves as an ordinary D FF. When LD is FALSE, the D FF does not change state regardless of changing inputs (hold).

What's the functional block diagram of circuit, and truth table?




A gated D Flip-flop functional block diagram

CLK	LD	D_G	Q	$Q^{^{+}}$	
↑	0	0	0	0	
\uparrow	0	0	1	1	
\uparrow	0	1	0	0	
\uparrow	0	1	1	1	
\uparrow	1	0	0	0	
\uparrow	1	0	1	0	
\uparrow	1	1	0	1	
\uparrow	1	1	1	1	
truth table					

This circuit allows more control over FF operations.

Flip-flop conversions..... continued

The Design Problem is as follows:



Block diagram of the *flip-flop* conversion

Given a J-K FF, need to design a combinational circuit that:

- o has inputs D_G, LD, and Q
- o provides appropriate output values to be used as inputs to the J-K FF which will in turn provide correct output state Q at the next ACT.

Next, we introduce a systematic way to do these kinds of designs.

DİGİTAL design

Flip-flop conversions..... a systematic procedure

Step#1: Determine the functional block diagram of the Combinational circuit.



Step#2: Determine the truth table for the combinational circuit. (two steps)

LD D_G Q J K
0 0 0 0
0 0 1
0 1 0 ??
0 1 1
1 0 0
1 0 ??
1 1 1 0 ??

Step#2A: Transform the characteristic table of the source FF into its excitation table.

Characteristic Table

Excitation Table

J	K	Q	$Q^{^{\dagger}}$		Q	Q^{\dagger}	J	K
0	0	0	0 -		0	0	0	
0	0	1	1 🔹		U	U	U	^
0	1	0	0 -		0	1	1	V
0	1	1	0 -		U	'	ı	^
1	0	0	1 -		1	0	v	1
1	0	1	1 •	$\checkmark \checkmark$	'	U	^	'
1	1	0	1 1		4	4	v	Λ
1	1	1	0				^	U

Specifies what the **FF** inputs should be for a specific $Q \rightarrow Q^{\dagger}$ transition to occur.

Flip-flop conversions..... a systematic procedure. cont

Step#2B: Use the excitation table of the source FF to determine the output values for the truth table of the combinational circuit.

		للم	_		_
LD	D_G	Q	Q [†]	J	K
0	0	0	0	0	Х
0	0	1	1	Χ	0
0	1	0	0	0	Χ
0	1	1	1	Χ	0
1	0	0	0	0	X
1	0	1	0	Χ	1
1	1	0	1	1	Χ
1	1	1	1	X	0

Determination of the J and K values for the combinational circuit


LD	D_G	Q	7	K
0	0	0	0	Χ
0	0	1	Χ	0
0	1	0	0	Χ
0	1	1	Χ	0
1	0	0	0	Χ
1	0	1	Χ	1
1	1	0	1	Χ
1	1	1	Χ	0

Final truth table for the combinational circuit

The combinational circuit is now completely specified in terms of its truth table!

Flip-flop conversions..... a systematic procedure. cont

Step#3: Realize the combinational circuit.



K-maps for the J & K outputs

Final circuit diagram

Once circuit is realized, the circuit operation should be verified with respect to given specifications.


Procedure can be used to convert any type of FF to any other type.

This basic procedure can be used to design more complex sequential circuits.


Design Method for Synchronous Counters ...

Goal: Given the state diagram of a counter realize it using common FFs (and combinational logic).

Example: Design a 3-bit counter having the following state diagram. Use DFFs.



The functional block diagram can be expanded out as shown below.



FF outputs are **fed back** to combinational circuit inputs.

Combinational circuit outputs D_A , D_B , & D_C are connected to D FF inputs and at next ACT, these will be transferred to the output.


Key: Design combinational circuit to take previous counter outputs & produce the next state.

Systematic design method is similar to that used for FF conversion considered before.

Design Method for Synchronous Counters ... cont

Design Steps:


- 1. Determine the *count sequence* from the state diagram.
- 2. Determine the *functional block diagram* of the *N*-bit counter to be designed.
 - consists of N flip-flops.
 - o a combinational circuit for generating valid FF inputs.
- 3. Determine the *functional block diagram* of the combinational circuit (readily extracted from step 2).



- 4. Obtain the **truth-table** of the **combinational** circuit. This is done in 2 parts.
 - o determine the *next state table* for the counter.
 - o from the *next state table* determine the required FF inputs using the *excitation table* of the chosen FFs.

DİGİTAL design

Design Method for Synchronous Counters ... cont



Next-state table

5. Realize the combinational circuit.

BA C	0	₁ 1 ₁
00	0	1
01	0	1
11	\odot	0
10	0	1

0	1_	
0	0	
1	1	
0	0	
1	1	
	0 0 0 0	0 1 0 0 1 1 0 0 1 1

BA C	0	1.	
00	1	1	
01	0	0	
11	0	0	
10	1	1	
	ı		


$$\begin{split} D_C = AB\overline{C} + \overline{B}C + \overline{A}C & D_B = A\overline{B} + \overline{A}B = A \oplus B \\ & \text{K-maps for flip-flop inputs} \end{split}$$

$$\begin{array}{c|c}
10 & 1 \\
\hline
D_A & = \overline{A}
\end{array}$$



D flip-flop excitation table

Synchronous 3-bit counter



Circuit Diagram

A synchronous counter can be realized with J-K FFs or with any other FF

Design Method for Synchronous Counters ... example.

Design a synchronous counter with count sequence:

```
101,001,000,010,110,100,101,... (mod-6).
```

The counter also has an external CLEAR input, which when TRUE will clear the counter to 000 at next ACT.


```
e.g. 101,001,000,010,110,100,000,010...


↑ CLEAR
```


Step1: Write state diagram.

Step2: Determine functional block diagram of counter.

Step3: Functional block diagram of combinational cct– extract from above.







Functional block diagram of counter

Step4: Get TT of combinational circuit using FF excitation table.

Step5: Realize circuit.

CLEAR	С	В	Α	C ⁺	B ⁺	A^{+}		D _C	D_B	D_A
0	0	0	0	0	1	0		0	1	0
0	0	0	1	0	0	0		0	0	0
0	0	1	0	1	1	0		1	1	0
0	0	1	1	X	X	X		X	X	X
0	1	0	0	1	0	1		1	0	1
0	1	0	1	0	0	1		0	0	1
0	1	1	0	1	0	0		1	0	0
0	1	1	1	X	X	X		X	X	X
1	X	X	X	0	0	0		0	0	0
Next-state table with required flip-flop inputs										

$$D_{C} = \overline{CLEAR} \bullet B + \overline{CLEAR} \bullet C \bullet \overline{A}$$

$$D_{B} = \overline{CLEAR} \bullet \overline{C} \bullet \overline{A}$$

$$D_{A} = \overline{CLEAR} \bullet C \bullet \overline{B}$$


Logic equations for flip-flop inputs

Registers ... consists of FFs

A register is a circuit element which consists of a number of FFs (storage elements) that are connected together.

Their main functions are to store data (storage register) or to convert data from one form to another, e.g., parallel to serial or vice-versa (shift register).

Data can be loaded into a register either serially or in parallel.



Functional block diagram of 3-bit register.

3-bit register


Data from FFs in register X is transferred (synchronously) in parallel to FFs in register Y.

Registers ... continued

Synchronous serial data transfer:

(from register X to register Y):

Model this using **VIDL!**




Registers are available with a number of different features, but basic classifications are ⇒

Serial in
Serial in
Parallel in
Parallel in


Serial out Parallel out Parallel out Serial out

Registers ... commercially available registers...


Some commercially available MSI registers:



С	LK	MR	Di	Q_{i}	Q _i ⁺		
	Χ	L	Χ	Χ	L		
	\uparrow	Н	Н	X X	Н		
	\uparrow	Н	L	Χ	L		
74'273 8-bit storage register							



CLK	Е	Di	Q_{i}	Q_i^+			
Χ	Н	Χ	L	L			
Χ	Н	Χ	Н	Н			
\uparrow	L	Н	Χ	Н			
\uparrow	L	L	Χ	L			
74'378 6-bit storage register							




Operation	CLK	CLR	S ₁	So	DSR	DSL	Q_3^{\dagger}	Q_2^{\dagger}	Q_1^{\dagger}	Q_0^{\dagger}
Clear	X	L	Χ	Χ	Χ	Χ	L	L	L	L
Hold	↑	Н	L	L	X	Χ	Q_3	Q_2	Q_1	Q_0
Shift right	↑	Н	L	Н	L	X	L	Q_3	Q_2	\mathbf{Q}_1
	↑	Н	L	Н	Н	Χ	Н	Q_3	Q_2	Q_1
Shift left	↑	Н	Н	L	X	L	Q_2	\mathbf{Q}_{1}	\mathbf{Q}_{0}	L
Silit left	↑	Н	Н	L	X	Н	Q_2	Q_1	Q_0	Н
parallel load	↑	Н	Н	Н	X	Х	D_3	D_2	D_1	D_0

Bidirectional universal shift register.


Register Based Counters ... Ring Counter

Ring Counter: a circulating arrangement where a single 1 moves from FF to FF.



Q_3	Q_2	Q ₁	Q_0	pulse
1	0	0	0	0
0	1	0	0	1
0	0	1	0	2
0	0	0	1	3
1	0	0	0	4
0	1	0	0	5
0	0	1	0	6
0	0	0	1	7

Clock




In most instances, only a single 1 circulates. Initialize counter by *presetting* a 1 into one FF and *clearing* the rest.


Mod-N counter needs N FFs \Rightarrow more hardware than other counters for the same mod-#.

On the other hand, this counter does not need any decoding gates at all (savings).


Register Based Counters ... Johnson counter

Johnson counter: a ring counter with a twist. This is a mod-6 counter that does not count in the ordinary binary sequence.





Q_2	Q_1	Q_0	Clock pulse
0	0	0	0
1	0 0 1	0 0 0 1	1
1	1	0	1 2
1	1	1	3
0	1	1	
0	0	1	4 5
0	0	00	6
1	0	0	7
1	1	0	8



Mod-# = 2 x number of FFs, i.e. Mod-N Johnson counter needs $^{N}/_{2}$ FFs \Rightarrow half the number that a ring counter needs.

But a Johnson counter needs decoders to decode its output

Self Study

Section


More counters..

Timing considerations..

© Copyright Ashvaf Kassím. All rights reserved.

Asynchronous ripple counter... decoding glitches

Propagation delays associated with ripple counters could give rise to decoding glitches as shown in the example below.




DİGİTAL design

Asynchronous ripple counter... decoding glitches


Decoding glitches can be eliminated by a strobe signal with pulse width t_D which is greater than the total time it takes the counter to reach a stable count (depends on FF delays & # of FFs).

Decoder gates with strobe signal:



This method need not be used when decoder drives a display – glitch is not visible. But must be used when decoder drives other circuitry.

Synchronous Pre-settable Up/Down counter: 74'193



ın names	Description
CPu	Count-Up clock input
	(active rising edge)
CP _D	Count-down clock input
	(active rising edge)
MR	Asynchronous master reset
WIIX	input (active HIGH)
_	Asynchronous parallel load
PL.H	input (active LOW)
P_0-P_3	Parallel data inputs


 Q_0-Q_3

Terminal count-down TC_D.H (borrow) output (active LOW) Terminal count-up (carry) TC_{II}.H output (active LOW)

Flip-flop outputs

Notes:


- MR resets counter to 0000 state. It is a DC reset, i.e. it will hold counter at 0 as long as MR = 1, overriding all other inputs.
- PL: when it pulses TRUE (active low), it presets counter to value of P₃, P₂, P₁, P₀, asynchronously.



MR	PL	CPu	CP _D	Mode
Н	Χ	X	Χ	Asynch.
				reset
L	L	X	X	Asynch.
				preset
L	Н	Н	Н	No change
L	Н	↑	Н	Count up
L	Н	Н	↑	Count
				down


Mode Select


H = HIGH; L = LOW X = Don't care; ↑ = PGT




Pre-settable Up/Down counter: 74'193 .. configurations


The 74'193 wired up as an Up counter with parallel inputs at 1011.






The **74'193** wired up as a mod-5 counter:





FF Timing Considerations ...



Maximum clocking frequency: highest clocking frequency that may be used & still have the FFs trigger reliably.


Clock pulse HIGH/LOW times: the minimum time period for clock to remain LOW before going HIGH, $t_{W(L)}$. Also, clock to stay HIGH before going LOW, $t_{W(H)}$.

Asynchronous active pulse width: minimum time duration for which the asynchronous PRESET/CLEAR signals must be active for reliable triggering.

DİGİTAL design

Timing Considerations ... cont.


Clock transition times: transition time from one level to another must not exceed maximum value specified. If there is a problem with transition times, it can be rectified using Schmitt triggers.




 $oldsymbol{V_{T-}}oldsymbol{V_{T+}}oldsymbol{V_{IN}}$

Device hysterisis characteristics.

Clock Generation (with Schmitt trigger inverter)



Values of R and C determine clock frequency in above Schmitt trigger-based clock generator.



Clock generation with Schmitt trigger inverter

Clocks can also be conveniently generated using the LM555 chip.

Clock Skew.

- o **Clock** arrives at different times at different sequential circuit elements, when it should really be present simultaneously at all elements ⇒ can cause problems.
- o Main reason for this is that **clock** may be going through additional gates before it reaches the circuit elements \Rightarrow can add unequal propagation delays.
- O Solution (?) try to equalize delays using dummy elements (such as inverters). But this is a bad fix for a badly designed system.
- The **clock** is probably the most important element in a system, and *must be* delivered to all circuit elements at the same time.
- As much as possible design process must ensure that this is the case ⇒ don't gate the clock!

Synchronous vs. Asynchronous Circuit Designs

Synchronous operations generally preferred to **asynchronous** operations, since latter require great care to address problems such as:

- O Races due to unequal path delays.
- Transients and glitches which can cause incorrect operation.
- Output changes that depend on order of asynchronous input changes

Synchronous circuits bypass these problems by use of the clock which allows outputs to change only at discrete time instants.

- O This allows time for transients and glitches to settle down, races to be resolved etc.
- O Design procedures considered later will isolate signal changes in the early part of the clock cycle to ensure stable predictable operation.

Handling asynchronous inputs (more on this in ASMs):

O Never connect asynchronous inputs to more than one FF; synchronize as soon as possible and then treat as synchronous signal