

EE2020

Digital Fundamentals

(L3: Logic Gates)

Prof. Massimo Alioto

Dept of Electrical and Computer Engineering

Email: *massimo.alioto@nus.edu.sg*







Outline

- Logic gate introduction
 - AND/NAND, OR/NOR, NOT/Buffer, XOR/NXOR
- Implementation of Boolean function using gates
- Design simplification by algebra manipulation
- Positive and negative logics
- Commercial logic gates


Logic Gate Introduction

- Logic gates are digital circuits that implement the Boolean operations

Basic Logic Gates:

Gate	Symbol	Function (F)	Gate	Symbol	Function (F)
AND		$A \cdot B$	NAND		$\overline{A \cdot B}$
OR		$A + B$	NOR		$\overline{A + B}$
NOT		\bar{A}	Buffer		A

AND and NAND Gates



Truth Table (AND, NAND):

A	B	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
1	0	0	1
0	1	0	1
1	1	1	0


AND

- F is TRUE only when both A and B are TRUE

NAND

- F is FALSE only if both A and B are TRUE

OR and NOR Gates



Truth Table (OR, NOR):

A	B	$A + B$	$\overline{A + B}$
0	0	0	1
1	0	1	0
0	1	1	0
1	1	1	0


OR

- F is FALSE only when both A and B are FALSE

NOR

- F is TRUE only if both A and B are FALSE

XOR, XNOR gates



Truth Table (XOR, XNOR):

A	B	$A \oplus B$	$\overline{A \oplus B}$
0	0	0	1
1	0	1	0
0	1	1	0
1	1	0	1

XOR

- F is TRUE if $A \neq B$

XNOR

- F is TRUE if $A = B$

Implementation of Boolean Function using Logic Gates

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.

$$F(x, y, z) = \bar{w}\bar{x}z + \bar{w}xz + xyz + wxy$$


$$F(a, b, c, d) = ab\bar{c} + abc + bcd + \bar{a}cd + a\bar{b}\bar{c}d$$

Implementation of Boolean Function using Logic Gates

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.


$$F(w, x, y, z) = \bar{w}\bar{x}z + \bar{w}xz + wyz + wxz$$

if AND5 or more is needed: two-level ANDing (same for OR). For others: De Morgan's laws



Gate count = 7

$$F(a, b, c, d) = ab\bar{c} + abc + bcd + \bar{a}cd + a\bar{b}\bar{c}d$$



Gate count = 11

Implementation of Boolean Function using Logic Gates – cont.


- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.

$$F(a, b, c) = (a + b + \bar{c})(a + c)(\bar{a} + \bar{b} + c)(a + \bar{b} + \bar{c})$$

Implementation of Boolean Function using Logic Gates – cont.

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.

$$F(a, b, c) = (a + b + \bar{c})(a + c)(\bar{a} + \bar{b} + c)(a + \bar{b} + \bar{c})$$



Gate count = 8

Boolean Function Simplification using Algebra Manipulation

- To reduce the hardware cost, the Boolean function can be simplified before implemented using logic gates
- A simplified Boolean Function contains a minimal number of literals and terms such that no other expression with fewer literals and terms will represent the original function
- Simplification can be done by
 - Algebra manipulation using postulates and theorem
 - Karnaugh Map


EE2020 Digital Fundamentals - XU YP

11

Boolean Function Simplification


$$\begin{aligned} F(a, b, c, d) &= \bar{a}\bar{b}\bar{c} + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d \\ &= \bar{a}\bar{b}\bar{c} + \bar{a}b\bar{c}(\bar{d} + d) \\ &= \bar{a}\bar{b}\bar{c}(\bar{b} + b) \quad \leftarrow (A + \bar{A} = 1) \\ &= \bar{a}\bar{c} \quad \leftarrow (A + \bar{A} = 1) \end{aligned}$$

Before simplification:



Gate count = 8

After simplification:



Gate count = 3

(62.5% reduction!)

EE2020 Digital Fundamentals - XU YP


12

Boolean Function Simplification

(Relook at the first examples on Slide 7):


$$\begin{aligned}
 F(x, y, z) &= \bar{w}\bar{x}z + \bar{w}xz + xyz + wxy \\
 &= \bar{w}z(\bar{x} + x) + w(xy) + z(xy) \\
 &= \bar{w}z + w(xy) + z(xy) &< \leftarrow (A + \bar{A} = 1) \\
 &= \bar{w}z + wxy &< \leftarrow (AB + \bar{A}C + BC = AB + \bar{A}C) - \text{consensus}
 \end{aligned}$$

Before simplification:



Gate count = 7

After simplification:



Gate count = 4
(43% reduction!)

EE2020 Digital Fundamentals - XU YP


13

Boolean Function Simplification

(Relook at the second examples on Slide 7):


$$\begin{aligned}
 F(a, b, c, d) &= ab\bar{c} + abc + bcd + \bar{a}cd + a\bar{b}\bar{c}d \\
 &= ab(\bar{c} + c) + bcd + \bar{a}cd + a\bar{b}\bar{c}d \\
 &= a[b + \bar{b}(\bar{c}d)] + bcd + \bar{a}cd &< \leftarrow (A + \bar{A} = 1) \\
 &= a(b + \bar{c}d) + bcd + \bar{a}cd &< \leftarrow (A + \bar{A} \cdot B = A + B) \\
 &= [ab + \bar{a}(\bar{c}d) + b(cd)] + a\bar{c}d \\
 &= ab + \bar{a}cd + a\bar{c}d &< \leftarrow (AB + \bar{A}C + BC = AB + \bar{A}C) - \text{consensus}
 \end{aligned}$$

Before simplification:



Gate count = 11

After simplification:



Gate count = 6
(45.5% reduction!)

EE2020 Digital Fundamentals - XU YP

14

Some Guidelines for Simplification of Boolean Function (in SOP)

- Three most used theorems:
 - (1) $AB + A\bar{B} = A$ (Absorption)
 - (2) $A + \bar{A} \cdot B = A + B$
 - (3) $AB + \bar{A}C + BC = AB + \bar{A}C$ (Consensus)
- Apply (1) until it cannot be applied further
- Apply (2) until it cannot be applied further
- Go back to (1) and then (2) until they can no longer be applied
- Apply (3) until it cannot be applied further
- Go back to (1), (2) and then (3) until none of them can be applied
- It can then be assumed that the function is simplified
- Empirical: the result is usually close to minimal, but **may not be the minimal**
- Cumbersome: other methods are much easier and quick


EE2020 Digital Fundamentals - XU YP

15

Positive and Negative Logic

- Positive and negative logic map the physical voltage (H, L) in a gate correspondence to a logic value
- Positive logic (**Active high**)
 - Voltage "**H**" (i.e. V_{DD}) \rightarrow interpreted as logic "**1**" or "**True**"
 - Voltage "**L**" (i.e. Gnd or 0V) \rightarrow interpreted as logic "**0**" or "**False**"
- Negative Logic (**Active low**)
 - Voltage "**L**" (i.e. Gnd or 0V) \rightarrow interpreted as logic "**1**" or "**True**"
 - Voltage "**H**" (i.e. V_{DD}) \rightarrow interpreted as logic "**0**" or "**False**"

Example:



graphically: put a bubble at each active-low I/O signal (for given voltage level, X.L is the complement of X.H)

EE2020 Digital Fundamentals - XU YP

16


Positive and Negative Logic – cont.

A physical gate implements two different functions when using positive or negative logic (to have negative logic, both inputs and output need to be complemented)

$X.H \rightarrow$ Logic value X represented in positive logic

$X.L \rightarrow$ Logic value X represented in negative logic

bubbles to specify active-low I/Os



If I use a physical positive AND gate, I actually get an OR gate when applying/reading active-low signals

EE2020 Digital Fundamentals - XU YP

17

Conversion of Inverter between Positive and Negative Logic

Voltage level	Positive logic value	Negative logic value
H	1	0
L	0	1


Conversion of a signal:

$$X.H = \bar{X}.L$$

$$X.L = \bar{X}.H$$

\Rightarrow add bubble at both input/output to represent them in negative logic

Graphical approach to find equivalent gate in negative logic from positive:
which physical gate should we use to achieve same function but in negative logic?
(apply active-low inputs, express output as active-low signal)



Equivalently, same can be done through Boolean algebra:

$$F.H = \bar{X}.H \rightarrow \overline{F.H} = X.H = \bar{X}.H \rightarrow F.L = \bar{X}.L$$

Similarly, it could be done through truth tables.

Note that there is only ONE physical inverter

EE2020 Digital Fundamentals - XU YP

18

Conversion between Positive and Negative Logic of Other Gates

AND gate: if I have positive physical gates, what function do I implement with them in negative logic? (hint: complement all I/Os, find new function)

$$F.H = A.H \cdot B.H \leftarrow \text{AND (in positive logic)}$$

$$\overline{F.H} = \overline{A.H \cdot B.H} = \overline{A.H} + \overline{B.H}$$

$$F.L = A.L + B.L \leftarrow \text{OR (in negative logic)}$$

OR gate: bubbles to specify active-low I/Os (i.e., the actual voltage is the complement)

$$F.H = A.H + B.H \leftarrow \text{OR (in positive logic)}$$

$$\overline{F.H} = \overline{A.H + B.H} = \overline{A.H} \cdot \overline{B.H}$$

$$F.L = A.L \cdot B.L \leftarrow \text{AND (in negative logic)}$$

NAND gate: NOR in negative logic

$$F.H = \overline{A.H \cdot B.H} \rightarrow \overline{F.H} = A.H \cdot B.H = \overline{\overline{A.H} + \overline{B.H}} \rightarrow F.L = \overline{A.L + B.L}$$









NOR gate: NAND in negative logic

$$F.H = \overline{A.H + B.H} \rightarrow \overline{F.H} = A.H + B.H = \overline{\overline{A.H} \cdot \overline{B.H}} \rightarrow F.L = \overline{A.L \cdot B.L}$$

EE2020 Digital Fundamentals - XU YP

19

Conversion between Positive and Negative logics (cont.)


Gate	Positive logic	Negative logic	Remark
AND			Both are physical AND gate
OR			Both are physical OR gate
NAND			Both are physical NAND gate
NOR			Both are physical NOR gate

*Mixed logic (both positive and negative logics) allows a Boolean function to be implemented with only one type of physical gate

Bubble Pushing Rule to Rearrange Logic and Transform (N)AND/(N)OR

Practical rule to account for active-low signals and mix with active-high: think in terms of positive logic, and complement active-low inputs/outputs.

How to rearrange logic through graphic manipulations in the presence of bubbles:

- two adjacent bubbles gets simplified  $F = \overline{\overline{A}} = A$

- bubbles at the input of an AND gate can be “pushed” at its output, and the gate is transformed into a NOR gate (similarly, NAND becomes OR)

$$\overline{A} \cdot \overline{B} = \overline{A + B}$$

De Morgan's law



- bubbles at the input of an OR gate can be “pushed” at its output, and the gate is transformed into a NAND gate (similarly, NOR becomes AND)

$$\overline{A} + \overline{B} = \overline{A \cdot B}$$

De Morgan's law




Example – Implementation in Positive Logic


Implement the following Boolean function in positive logic using only **NOR** gates and inverters

$$F = \overline{(\overline{A} \cdot B + \overline{A} \cdot \overline{C})}$$

Step 1:




Step 2:
(add the negation where needed for the correct function)



Step 3:

- Replace AND gate with NOR gate
- balance the bubbles using inverters to maintain the correct functionality




Example – Implementation in Negative and Mixed Logic

Implement the following Boolean function in negative logic where signals are active low using only NOR gates and inverters

$$F = \overline{(\overline{A} \cdot B + \overline{A} \cdot C)}$$

Just insert inverters at inputs and outputs and perform same steps as previous slide:



In case of mixed logic at inputs or outputs (positive & negative), just add inverters (bubbles) as needed and rearrange according to the same rules

Commercial logic gate ICs

- 74xxx Series
 - TTL family (Transistor-Transistor Logic)
 - Use Bipolar or CMOS technology
- Name convention
 - 1st field: 2 or 3 letters → Manufacturer (sometimes omitted)
 - 2nd field: 74 → Commercial temperature range (54 → Military)
 - 3rd field: 4 letters → Logic sub-family
 - 4th field: 2 or more digits → Type of device
 - 5th field: Type of package or other information (sometimes omitted)

DM 74 LS 14 N

↓ Plastic package
 ↓ Hex inverters with Schmitt trigger inputs
 ↓ Low power Schottky
 ↓ Commercial temperature range
 ↓ National Semiconductor (SN = Texas instruments)

74 series Logic Sub-families (3rd field)


- TTL (Bipolar)
 - 74L → Low power
 - 74H → High speed
 - 74LS → Low power Schottky
 - 74AS → Advanced low power schottky
 - 74ALS → Advanced low power schottky
 -
- CMOS (not TTL, but retains some compatibility)
(same part numbers as bipolar are retained to identify the function)
 - 74C → CMOS 4-15V
 - 74HC → High speed
 - 74AC → Advanced CMOS
 - 74LVC → Low voltage, 1.65 to 3.3V
 - 74LVX → 3.3V with 5V tolerant inputs
 -

EE2020 Digital Fundamentals - XU YP


25

Some 74 series Logic gates


7400 (74HC00)
(Quad 2-input NAND gate)




7410(74HC10)
(Dual 3-input AND gate)




7421(74HC21)
(Dual 4-input AND gate)




7402(74HC02)
(Quad 2-input NOR gate)



7427(74HC27)
(Quad 3-input NOR gate)



7404(74HC04)
(Hex inverters)



EE2020 Digital Fundamentals - XU YP

26

Summary

- Logic gate is a circuit that implement Boolean operations
- AND and NAND gates
- OR and NOR gates
- XOR and XNOR gates
- Boolean function implementation using logic gates
- Boolean function simplification using algebra postulates and theorems
- Positive and negative logics
 - Definition
 - Physical gates with positive and negative logics
 - Physical truth table and logic truth table
 - Conversion between positive and negative logics
 - Gates with mixed logic