
EE2021 Devices and Circuits

Revision

Summary on Materials Covered




Logic Synthesis


$$Y = \overline{(A+B+C)\cdot(D+E)\cdot(F+G)}$$

$$= \overline{(A+B+C)} + \overline{(D+E)} + \overline{(F+G)}$$
 Hint: Demorgan Theorem
$$= \overline{(A\cdot\overline{B}\cdot\overline{C})} + \overline{(D\cdot\overline{E})} + \overline{(F\cdot\overline{G})}$$


Pull Down Network



Pull Up Network (Duality)



Logic Function




$$Y = \overline{(A+B) \cdot D + C}$$

$$= \overline{(A+B) \cdot D} \cdot \overline{C}$$

$$= \overline{(A+B) + D} \cdot \overline{C}$$

$$= \overline{(A+B) + D} \cdot \overline{C}$$


DC Analysis: Identifying



Identify AC source, load and non-ideal current source

DC Analysis: DC

NMOS: $K_n = 2mA/V^2, \ V_{THN0} = 1V, \ \lambda_n = 0.01V^{-1}, \ \gamma_n = 0.5, \ 2\phi_f = 0.6, \ C_{gd} = 1pF, \\ C_{gs} = 1pF, \ C_{db} = 0.1pF, \ C_{sb} = 0.1pF \\ \textbf{BJT}: \\ I_S = 10^{-15}A, \ \beta = 100, \ V_{\Delta} = 100V, \ C_{\pi} = 1p, \ C_{u} = 1p$



Find the DC biasing current for Q₁ and M₁

Determine DC Biasing

$$I_{D,M2A} = K_n (V_{GS,M2A} - V_{THN0})^2 \cdot \dots \cdot (1)$$

$$I_{D,M2A} = \frac{V_{DD} - V_{GS,M2A}}{R_{REF}} \cdot \dots \cdot (2)$$

$$\Rightarrow 6.6V_{GS,M2A}^2 - 13.2V_{GS,M2A} + 6.6 = 5 - V_{GS,M2A}$$


$$\Rightarrow 6.6V_{GS,M2A}^2 - 12.2V_{GS,M2A} + 1.6 = 0$$


$$\Rightarrow V_{GS,M2A} = \frac{-(-12.2) \pm \sqrt{(12.2)^2 - 4(6.6)(1.6)}}{2(6.6)}$$

$$= 1.71 \quad or \quad 0.142(< V_{THN0} \Rightarrow invalid)$$

$$\Rightarrow I_{C,Q1} \approx I_{D,M2A} = I_{D,M2} = 1mA$$
Similarly
$$\Rightarrow I_{D,M1} = I_{D,M3} = I_{D,M3A} = 1mA$$

AC Analysis: Simplify the Circuit and Find Out AC Small Signal Parameter





Determine AC small signal parameter

$$g_{m,M1} = \sqrt{4K_n I_{D,M1}} = 2.83 mA/V$$

$$g_{mb,M1} = -\frac{g_{m,M1}}{4} = -0.71 mA/V$$

$$r_{o,M1} = r_{o,M3} = r_{o,M2} = \frac{1}{\lambda_n I_{D,M1}} = 100k$$

$$g_{m,Q1} = \frac{I_C}{V_T} = 40mA/V$$


$$r_{\pi,Q1} = \frac{\beta}{g_{m,Q1}} = 2.5k$$

$$r_{o,Q1} = \frac{V_A}{I_{C,Q1}} = 100k$$

Hint:

- DC voltage source→AC ground
- 2) DC current source→Open circuit
- 3) DC block/bypass capacitor→AC short circuit
- Simplify the circuit for AC analysis by replacing current mirror with non-ideal current source
- Find out the AC small signal parameters (g_m , r_π , r_o) for transistors Q_1 , M_1 , M_2 , M_3

AC Analysis: Identify Amplifier




1st stage amplifier configuration : Common Collector (CC)

2nd stage amplifier configuration : Common Gate (CG)

1st stage amplifier G_{m1} :
Not applicable
Table 3 Configuration C
2nd stage amplifier G_{m2} :
- $(g_{m,M1}$ - $g_{mb,M1}$)=-3.54mA/V
Table 4 Configuration B


- Identify the 1st and 2nd stage amplifiers by drawing rectangular box surrounding them
- Write down the corresponding two ports-network parameters

AC Analysis : Identify Two-ports Network Parameters (R_{in2}, R_{out1})




Estimate R_{in2} and R_{out1} (Throw away half the circuit)

AC Analysis : Identify Two-ports Network Parameters (R_{in1}, R_{out2})




Estimate R_{in1} and R_{out2}

AC Analysis: Identify A_{V1}=v₂/v₁



- Estimate $A_{V1}=v_2/v_1$ Draw out two-ports network equivalent

AC Analysis : Overall Gain A_V=v_{out}/v_s



$$V_{1} = \frac{R_{in1}}{R_{in1} + R_{S}} \times V_{s} \approx V_{s}$$

$$V_{2} = \frac{g_{m,Q1}(r_{o,M2} // R_{in2})}{1 + g_{m,Q1}(r_{o,M2} // R_{in2})} \times V_{1} \approx 0.92 \times V_{1} \approx 0.92 \times V_{s}$$


$$V_{out} = (g_{m,M1} - g_{mb,M1})(v_{2}) \times (R_{out2} // R_{L}) \approx 5.91 \times V_{2} \approx 5.43 \times V_{s}$$

$$A_{V} = \frac{V_{out}}{V_{s}} = \frac{R_{in1}}{R_{in1} + R_{S}} \times \underbrace{A_{V1}}_{CC} \times \underbrace{G_{m2}(R_{out2} // R_{L})}_{CG}$$

$$= \underbrace{R_{in1}}_{Resistor Divider} \times \underbrace{\frac{g_{m,Q1}(r_{o,M2} // R_{in2})}{CG}} \times \underbrace{\frac{(g_{m,M1} - g_{mb,M1})(R_{out2} // R_{L})}{CG}} \times \underbrace{\frac{g_{m,Q1}(r_{o,M2} // R_{in2})}{CG}} \times \underbrace{\frac{g_{m,M1} - g_{mb,M1}(R_{out2} // R_{L})}{CG}} = 5.43$$

Estimate overall gain A_V=v_{out}/v_s

Opamp Circuit Analysis




$$v_{+} = v_{1} \times \frac{R_{3}}{R_{2} + R_{3}} \approx v_{-} [\because Virtual \ short]$$

$$i_1 = i_2 \big[\because i_- = i_+ = 0 \big]$$

$$\Rightarrow \frac{0 - v_{-}}{R_{1}} = \frac{v_{-} - v_{out}}{\frac{1}{sC_{1}}}$$

$$\Rightarrow v_{out} = v_{-} \times \left(1 + \frac{1}{sC_{1}R_{1}}\right)$$

$$= v_{1} \times \frac{R_{3}}{R_{2} + R_{3}} \times \left(1 + \frac{1}{sC_{1}R_{1}}\right)$$




Superposition:

Superposition:

$$v_{out} = \left(\frac{v_1 \times R_3 + v_2 \times R_2}{R_2 + R_3}\right) \left(1 + \frac{1}{sC_1R_1}\right)$$

$$\Rightarrow \frac{0 - v_-}{R_1} = \frac{v_- - v_{out}}{\frac{1}{sC_1}}$$

- Virtual short (v₊≈v_) Infinite input resistance (i₊=i_
- Superposition



BJT Equivalent Resistance Summary (Table 1)

Blue: look into collector terminal Red: look into base terminal Green: look into emitter terminal

Conf	r _x	Conf	r _x	Conf	r _x
R_{C} r_{x} R_{E}	$r_{\pi} + (1 + \beta)R_{E}$ $\approx r_{\pi} (1 + g_{m}R_{E})$	R _S R _E	$r_o \left\{ 1 + g_m \left[(r_\pi + R_S) / / R_E \right] \left(\frac{r_\pi}{r_\pi + R_S} \right) \right\}$ $If R_S = 0 and r_\pi << R_E$ $\Rightarrow r_{x,\text{max}} = r_o (\beta + 1)$	r _x E	$\frac{1}{g_m}$
R _s V	$\frac{R_{S} + r_{\pi}}{1 + \beta} / / r_{o}$ $\approx \frac{R_{S}}{1 + \beta} + \frac{1}{g_{m}}$	R _C	$\frac{1}{g_m} \times \frac{r_o + R_C}{r_o + \frac{R_C}{\beta}}$		

MOS Equivalent Resistance Summary (Table 2)

Blue: look into drain terminal

Red: look into gate terminal

Green: look into source terminal

Conf	r _x	Conf	r _x	Conf	r _x
r _x R _E	∞	r _x V R _S R _E	$r_o \left[1 + \left(g_m - g_{mb}\right)R_E\right]$	r _x E	$\frac{1}{g_m}$
R _s V r _x C	$\frac{1}{g_m - g_{mb}}$	R _C	$\frac{1}{g_m - g_{mb}} \times \frac{r_o + R_C}{r_o}$		

BJT Summary (Table 3)

ВЈТ	G_m	A_V
CE	g_{m}	Derive Based on 2-ports Network
СВ	$-g_m$	Derive Based on 2-ports Network
CC $V_i \rightarrow V_{out}$	Not Applicable	$\frac{g_m R_L}{1 + g_m R_L}$
CE with Emitter Degeneration	$\frac{g_m}{1+g_m R_E}$	Derive Based on 2-ports Network

MOS Summary (Table 4)

MOS	G_m	A_V
CS		Derive Based on 2-ports Network
A	$g_{\it m}$	
CG	$-(g_m-g_{mb})$	Derive Based on 2-ports Network
В	Drop g_{mb} if no body effect	
CD	Not Applicable	$g_m R_L$ g_m
$V_i \rightarrow \downarrow V_{out}$		$\frac{g_m R_L}{1 + (g_m - g_{mb}) R_L} \approx \frac{g_m}{g_m - g_{mb}}$
R _L §		Drop g_{mb} if no body effect
CS with R _E	g_m	Derive Based on 2-ports Network
	$\frac{g_m}{1 + (g_m - g_{mb})R_E}$	
	Drop g_{mb} if no body effect	