NATIONAL UNIVERSITY OF SINGAPORE

EXAMINATION FOR

(Semester I: 2011/2012)

EE2021 –DEVICES AND CIRCUITS

November/December 2011 - Time Allowed: 2.5 Hours

INSTRUCTIONS TO CANDIDATES:

- 1. This paper contains **FOUR (4)** questions and comprises **SIXTEEN (16)** printed pages.
- 2. Answer all questions. Start each question on a new page.
- 3. All questions carry equal marks.
- 4. This is a **CLOSED BOOK** examination.
- 5. Programmable calculators are allowed in this examination.
- 6. The following information can be used where applicable:

Elementary charge	e	=	$1.602 \times 10^{-19} \mathrm{C}$
Boltzmann constant	k	=	$1.381\times 10^{-23}\mathrm{JK^{-1}}$
		=	$8.618 \times 10^{-5} \text{ eV K}^{-1}$
Thermal energy ($T = 300 \text{ K}$)	kT	=	0.0259 eV
Thermal voltage $(T = 300 \text{ K})$	V_t	=	0.0259 V
Permittivity of free space	ε_0	=	$8.854 \times 10^{-14} \mathrm{F cm^{-1}}$

For silicon at 300 K:

Intrinsic carrier concentration	$n_i =$	$1.5 \times 10^{10} \mathrm{cm}^{-3}$
Relative permittivity of silicon	$\varepsilon_r(\mathrm{Si}) =$	11.7
Relative permittivity of silicon dioxide	$\varepsilon_r (SiO_2) =$	3.9

7. Formulas and other information are given in the APPENDIX for your reference.

Q.1 (a) A piece of silicon is uniformly doped with 8×10^{15} cm⁻³ acceptors and 2×10^{15} cm⁻³ donors. The silicon is at thermal equilibrium at a temperature T = 300 K. Calculate the conductivity of the silicon sample.

You may make use of the carrier mobility versus dopant concentration data given in Figure Q.1.1.

[4 marks]




Figure Q.1.1: Electron (μ_n) and hole (μ_p) mobilities in silicon at 300 K, as a function of total dopant concentration.

(b) The silicon sample is uniformly illuminated with light, such that the steady state concentrations of the excess electrons and holes generated are each equal to 10^{14} cm⁻³. The temperature T = 300 K. What is the conductivity of the sample?

[4 marks]

(c) The lifetimes of the excess electrons and holes are, respectively, $\tau_n = 10^{-4}$ s, $\tau_p = 10^{-3}$ s. At time t = 0 s, the illumination is switched off. Calculate the excess electron and hole concentrations at time $t = 10^{-3}$ s. Hence calculate the conductivity of the silicon sample at $t = 10^{-3}$ s.

[4 marks]

(d) Figure Q.1.2 shows a sketch (not to scale) of the charge density profile, $\rho(x)$, in the space charge region (SCR) of a silicon p-n junction diode, at thermal equilibrium. The doping, N_A , on the p-type side is much greater than the doping, N_D , on the n-type side.




Figure Q.1.2: Charge density profile of a p-n junction (not to scale).

Sketch the electric field profile E(x) in the SCR of the p-n junction. Your sketch need not be to scale, but should be consistent with the charge density profile.

[4 marks]

(e) Show that the magnitude of the maximum electric field, E_{max} , in the p-n junction at equilibrium can be expressed approximately as

$$E_{\text{max}} = \left[\frac{2eV_{bi}}{\varepsilon_0 \varepsilon_r} \times N_D \right]^{1/2}.$$

[4 marks]

(f) When the p-n junction is reverse-biased, it will break down when the magnitude of the maximum electric field in the p-n junction exceeds the critical electric field, $E_{critical}$. For silicon, $E_{critical} = 3 \times 10^5 \text{ V cm}^{-1}$. The reverse bias voltage at which breakdown occurs is called the breakdown voltage.

Determine the doping, N_D , on the n-type side of the p-n junction such that the breakdown voltage is 500 V. State clearly any approximation you made in your calculations.

[5 marks]

Q.2 Figure Q.2.1 is a schematic diagram of the active region of a **p-n-p** bipolar junction transistor.




Figure Q.2.1 : Schematic diagram of the active region of a p-n-p bipolar junction transistor.

The bipolar transistor has the following specifications:

Emitter doping, $N_{AE} = 10^{19} \text{ cm}^{-3}$,

Base doping, $\tilde{N}_{DB} = 10^{17} \text{ cm}^{-3}$,

Minority carrier diffusivity in the emitter, $D_{nE} = 2.5 \text{ cm}^2 \text{ s}^{-1}$,

Minority carrier diffusivity in the base, $D_{pB} = 10 \text{ cm}^2 \text{ s}^{-1}$,

Minority carrier diffusion length in the emitter, $L_{nE} = 5 \times 10^{-6}$ cm,

Minority carrier diffusion length in the base, $L_{pB} = 2 \times 10^{-3}$ cm,

Cross-sectional area, $A = 0.01 \text{ cm}^2$.

The bipolar transistor is biased in the forward active mode, with an emitter-base voltage, $V_{EB} = 0.6 \text{ V}$, and a collector-base voltage, $V_{CB} = -5 \text{ V}$. Under these conditions, the widths of the neutral regions in the emitter and the base, x_E and x_B respectively, are each equal to 5×10^{-5} cm.

(a) Determine the concentrations of the excess electrons at x'' = 0, and excess holes at x = 0, respectively.

[4 marks]

(b) Sketch, and explain briefly, the shapes of the excess minority carrier profiles, $\delta n_E(x'')$ and $\delta p_B(x)$ in the emitter and the base, respectively.

[6 marks]

(c) Calculate I_{En} and I_{Ep} , where I_{En} is the component of the emitter current due to the injection of electrons from the base into the emitter, and I_{Ep} is the component of the emitter current due to the injection of holes from the emitter into the base.

[4 marks]

(d) Assume that recombination of excess carriers in the base is negligible, calculate the emitter current, I_E , and the collector current I_C .

[2 marks]

(e) A silicon n-channel MOSFET has the following dimensions: length, $L = 2 \mu m$, width, $W = 10 \mu m$, thickness of the silicon dioxide under the gate, $t_{ox} = 10 \text{ nm}$. The mobility of the electrons in the channel is $500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. The threshold voltage, $V_{TH} = 0.5 \text{ V}$.

The source of the MOSFET is grounded and a voltage of 3 V is applied to the gate. The $I_D - V_{DS}$ characteristic of the MOSFET is shown in Figure Q.2.2.




Figure Q.2.2. : The $I_D - V_{DS}$ characteristic of the n-channel MOSFET at a given gate bias of 3 V.

Calculate the gate oxide capacitance per unit area, C_{ox} , of the MOSFET.

Determine the drain current I_D that corresponds to point "B" in the above characteristic.

[5 marks]

(f) For operation corresponding to point "B" in Figure Q.2.2, sketch the cross-sectional view of the MOSFET showing the MOS structure including the channel inversion layer and the depletion layer. The shape of the channel inversion layer must be qualitatively correct in your sketch.

[4 marks]




Figure Q.3: Multistage amplifier circuit.

A multistage amplifier is shown in Figure Q.3. You may assume that the body and the source terminal of each of the PMOS are connected together, i.e., no body effect for PMOS. You may also assume the following device parameters and that all pnp BJT and PMOS devices are identical:

- β =100, V_A=100, C_{π}=4.9pF, C_{μ}=1.7pF.
- $K_p=2mA/V^2$, $V_{THP}=-1V$, $\lambda_p=0.001V^{-1}$.
- (a) Design R_{REF} such that $I_{D,M1}$ is $500\mu A.$ Work out the small signal AC parameters of $Q_1.$

[5 marks]

(b) Identify the two stage amplifier configuration.

[2 marks]

(c) Obtain the expression for the small signal gain (v_{out}/v_s) of the amplifier. You can use the variable $g_{m,M2}$ in your expression as I_B is not given.

[8 marks]

(d) Estimate the value of I_B in order to have a gain (v_{out}/v_s) of -20.

[6 marks[

(e) Design C_E such that f_L is 100Hz.

[4 marks]

Q.4 (a) Draw the pull-up and pull-down network for the following logic function:

$$Y = \overline{(A + B \cdot C) \cdot D \cdot (E + F)}$$
 [8 marks]

(i) Define the respective logic values of A, B, C, D, E and F such that it will lead to the worst case t_{pHL} .

[2 marks]

(ii) Assume that all NMOS transistors in the designed pull-down network have a sizing of 2n, and that the NMOS transistor in the symmetric inverter has a sizing of n. Find the relationship between t_{pHL,logic} and t_{pHL,inv}.

[3 marks]

(b) (i) The LED circuit shown in Figure Q4 is a small part of a Christmas light decoration. The LED will light up if a current of 1 mA flows through it. Assuming that the LED has an I–V characteristic similar to that of normal diodes, estimate the resistance (R_1) needed to obtain the 1 mA current. You can assume that when the MOSFET turns on, $V_{DS,M1}$ is negligible.

[2 marks]




Figure Q.4: LED circuit.

(ii) Suggest an opamp-based circuit that can generate the proper V_{control} such that the LED in part (i) will blink a few times per minute.

[5 marks]

(iii) For the proposed opamp circuit in (ii), select the component values such that the LED will blink 3 times per minute.

[5 marks]

APPENDIX

		2
1.	Law of mass action	$p_0 n_0 = n_i^2$
2.	Space-charge density	$\rho = e \left(p + N_D^+ - n - N_A^- \right)$
3.	Conductivity	$\sigma = e \left(n \mu_n + p \mu_p \right)$
4.	Current densities	$J_n = en\mu_n E + eD_n \frac{dn}{dx}$
		$J_{p} = ep\mu_{p}E - eD_{p}\frac{dp}{dx}$
5.	Einstein Relation	$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = \frac{kT}{e}$
6.	Decay of excess minority carrier concentration	$\delta n(t) = \delta n(0) \exp\left(\frac{-t}{\tau}\right)$
	as a function of <u>time</u> , under low-level injection	
	conditions, where τ is the minority carrier	$\delta p(t) = \delta p(0) \exp\left(\frac{-t}{\tau}\right)$
	lifetime.	
7.	Poisson's equation (Gauss's Law)	$\frac{dE}{dx} = -\frac{d^2\phi}{dx^2} = \frac{\rho(x)}{\varepsilon_r \varepsilon_0}$
8.	Built-in potential of an abrupt p-n junction diode.	$V_{bi} = \frac{kT}{e} \ln \left(\frac{n_{n0}}{n_{p0}} \right) = \frac{kT}{e} \ln \left(\frac{p_{p0}}{p_{n0}} \right)$
		$= \frac{kT}{e} \ln \left(\frac{N_A N_D}{n_i^2} \right)$
9.	Space-charge region width of an unbiased abrupt	$W = \left[\frac{2\varepsilon_r \varepsilon_0 V_{bi}}{e} \left(\frac{N_A + N_D}{N_A N_D} \right) \right]^{\frac{1}{2}}$
	pn junction diode.	$\left[egin{array}{cccccccccccccccccccccccccccccccccccc$
10.	Magnitude of the maximum electric field in an abrupt pn junction diode.	$E_{\text{max}} = \frac{eN_{\text{A}}N_{\text{D}}}{\varepsilon_{\text{r}}\varepsilon_{\text{0}}(N_{\text{A}} + N_{\text{D}})}W$

11. Excess carrier concentration with respect to position for a long-base abrupt pn junction diode under low-level injection conditions	$\delta n_{p}(x') = \delta n_{p}(0) \cdot \exp\left(-\frac{x'}{L_{n}}\right)$ $\delta p_{n}(x'') = \delta p_{n}(0) \cdot \exp\left(-\frac{x''}{L_{p}}\right)$
12. Excess carrier concentration at the edges of the space-charge region of an abrupt pn junction diode under low-level injection conditions.	$\delta n_{p}(0) = n_{p0} \left[\exp\left(\frac{e V}{k T}\right) - 1 \right]$ $\delta p_{n}(0) = p_{n0} \left[\exp\left(\frac{e V}{k T}\right) - 1 \right]$
13. Minority carrier diffusion lengths.	$L_n = \sqrt{D_n \tau_n}$ $L_p = \sqrt{D_p \tau_p}$
14. Ideal diode current density-voltage equation for an abrupt, pn junction diode.	$J = J_s \left[\exp \left(\frac{eV_a}{kT} \right) - 1 \right], \text{ where } V_a \text{ is the}$ applied voltage, and $J_s = J_{s,p} + J_{s,n}$
14a. For "long" n-type neutral region	$J_{s,p} = e \frac{D_p}{L_p} p_{n0}$
14b. For "short" n-type neutral region	$J_{s,p} = e \frac{D_p}{W_n} p_{n0}$
14c. For "long" p-type neutral region	$J_{s,n} = e \frac{D_n}{L_n} n_{p0}$
14d. For "short" p-type neutral region	$J_{s,n} = e \frac{D_n}{W_p} n_{p0}$
15. Junction capacitance of an abrupt pn junction diode.	$C_{j} = \frac{\mathcal{E}_{0}\mathcal{E}_{r}(Si)A}{W}$
16. Incremental resistance of a pn junction diode	$r_d = \frac{V_t}{I_Q}$
17a.Emitter injection efficiency of an npn bipolar junction transistor (short base and long emitter)	$\gamma = \frac{I_{En}}{I_E} = \frac{1}{1 + \frac{D_E}{D_B} \frac{x_B}{L_E} \frac{N_B}{N_E}}$

17b. Emitter injection efficiency of an npn bipolar junction transistor (short base and short emitter)	$\gamma = \frac{I_{En}}{I_E} = \frac{1}{1 + \frac{D_E}{D_B} \frac{x_B}{x_E} \frac{N_B}{N_E}}$
18a.Base transport factor of an npn bipolar transistor (general definition)	$\alpha_T = \frac{I_{Cn}}{I_{En}}$
18b. Base transport factor of an npn bipolar transistor (short base)	$\alpha_T = 1 - \frac{1}{2} \left(\frac{x_B}{L_n} \right)^2$
Note : For pnp bipolar transistors, interchange the roles of the electrons and holes.	
19. Common base current gain of a bipolar junction transistor	$\alpha = \frac{I_C}{I_E}$
20. Common emitter current gain of a bipolar junction transistor.	$\beta = \frac{I_C}{I_B} = \frac{\alpha}{1 - \alpha}$
21. Gate oxide capacitance of a MOSFET (per unit area of the capacitor)	$C_{ox} = \frac{\mathcal{E}_{ox}}{t_{ox}} = \frac{\mathcal{E}_o \times \mathcal{E}_r(SiO_2)}{t_{ox}}$
22. Drain current in the linear region of an n-channel MOSFET	$I_{D} = \mu_{n} \frac{W}{L} C_{ox} \left[(V_{G} - V_{T}) V_{D} - \frac{1}{2} V_{D}^{2} \right]$
23. Drain current in the saturation region of an n-channel MOSFET	$I_D = \frac{1}{2} \mu_n \frac{W}{L} C_{ox} \left(V_G - V_T \right)^2$
24. Transconductance of a MOSFET	$g_m \equiv \frac{dI_D}{dV_G}$

BJT DP Summary (Table 1)

Conf	DP r _x	Conf	DP r _x	Conf	DP r _x
r_{x}	σ	R_{c} R_{c} R_{c} R_{E}	$r_{\pi} + (1 + \beta)R_{E}$ $\approx r_{\pi} (1 + g_{m}R_{E})$	r _× R _s	$r_o \left\{ 1 + g_m \left[\left(r_\pi + R_S \right) / / R_E \right] \left(\frac{r_\pi}{r_\pi + R_S} \right) \right\}$
r _x →	$rac{V_{_A}}{I_{_C}}$	* R_E	$\approx r_{\pi}(1+g_{m}R_{E})$	R _E	If $R_S = 0$ and $r_{\pi} \ll R_E$ $\Rightarrow r_{x,\text{max}} = r_o(\beta + 1)$
	$\frac{1}{g_m}$	R_s	$\frac{R_S + r_\pi}{1 + \beta} // r_o$	R_{c}	$\frac{1}{g_m} \times \frac{r_o + R_C}{r_o + R_C/\beta}$
$ \begin{array}{c c} \hline r_x \\ \hline D \end{array} $	$\frac{1}{g_m}$	r _x t	$\approx \frac{R_s}{1+\beta} + \frac{1}{g_m}$		σ ^γ _ο + /β

MOS DP Summary (Table 2)

Conf	DP r _x	Conf	DP r _x	Conf	DP r _x
	8	$r_{x} \approx R_{E}$	8	r _×	$r_o[1+(g_m-g_{mb})R_E]$
l'x light	$\frac{1}{\lambda I_D}$	E		♥ R _s ♥ R _E	
r_{x}	$\frac{1}{g_m - g_{mb}}$	R_s	1	R _c ₩	$\frac{1}{r_o} \times \frac{r_o + R_C}{r_o}$
r _x	$\frac{1}{g_m}$	r _x	$g_m - g_{mb}$	r _x	$g_m - g_{mb}$ r_o

BJT Summary (Table 3)

BJT	G_{m}	A_{\vee}
CE A	${g_{\scriptscriptstyle m}}$	Derive Based on 2-ports Network
СВ	$-g_m$	Derive Based on 2-ports Network
CC V _i -V _{out}	Not Applicable	$\frac{g_{m}R_{L}}{1+g_{m}R_{L}}$
CE with Emitter Degeneration	$\frac{g_m}{1+g_m R_E}$	Derive Based on 2-ports Network

MOS Summary (Table 4)

MOS	G_{m}	A_{\vee}
CS A	g_m	Derive Based on 2- ports Network
CG B	$-(g_m - g_{mb})$ Drop g_{mb} if no body effect	Derive Based on 2- ports Network
CD V _i - V _{out}	Not Applicable	$\frac{g_m R_L}{1 + (g_m - g_{mb}) R_L} \approx \frac{g_m}{g_m - g_{mb}}$ $Drop \ g_{mb} \ if \ no \ body \ effect$
CS with R _E	$\frac{g_m}{1+(g_m-g_{mb})R_E}$ Drop g_{mb} if no body effect	Derive Based on 2- ports Network

BJT Frequency Summary Table (Table 5)

A	$R_{eqC\mu}$	$\tau_{\sf eqC\mu}$
C _µ C R _{egCu}	$\begin{split} R_{eqi} &= R_{1} / / r_{\pi,Q1} R_{ego} = R_{2} / / r_{o,Q1} \\ R_{eqC_{\mu}} &= R_{eqi} + \left(1 + g_{m,Q1} R_{eqi}\right) R_{ego} \\ &= \left(R_{1} / / r_{\pi,Q1}\right) + \left[1 + g_{m} \left(R_{1} / / r_{\pi,Q1}\right)\right] \left(R_{2} / / r_{o,Q1}\right) \\ Miller Theorem Validity : \\ g_{m,Q1} R_{eqi} >> 1 \end{split}$	$\tau_{eqC\mu} = C_{\mu} R_{eqC\mu}$
(B)	$R_{\sf eqC\pi}$	$\tau_{eqC\pi}$
C _π Q ₁ V Q ₁ V R _{eqCπ} R _L V	$R_{eqC\pi} = r_{\pi,Q1} / \left(\frac{R_S + (R_L / / r_{o,Q1})}{1 + g_{m,Q1}(R_L / / r_{o,Q1})} \right)$	$\tau_{eqC\pi} = C_\pi R_{eqC\pi}$

MOS Frequency Summary Table (Table 6)

A	$R_{\sf eqCgd}$	$ au_{\sf eqCgd}$
C _{gd} R _{eqCgd} R ₁ R ₂	$\begin{split} R_{eqi} &= R_1 \qquad R_{eqo} = R_2 // r_{o,M1} \\ R_{eqCgd} &= R_{eqi} + \left(1 + g_{m,M1} R_{eqi}\right) R_{eqo} \\ &= R_1 + \left(1 + g_m R_1\right) \left(R_2 // r_{o,M1}\right) \\ Miller Theorem Validity : \end{split}$	$\tau_{eqCgd} = C_{gd} R_{eqCgd}$
	$g_{m,M1}R_{eqi} >> 1$	
(B)	R _{eqCgs}	$ au_{eqCgs}$
R _S V 100 1p V _{out} R _{eqCgs} R _L	$R_{eqCgs} = \frac{R_{S} \left[1 - g_{mb,M1} \left(R_{L} // r_{o,M1} \right) \right] + \left(R_{L} // r_{o,M1} \right)}{1 + \left(g_{m,M1} - g_{mb,M1} \right) \left(R_{L} // r_{o,M1} \right)}$	$\tau_{eqCgs} = C_{gs} R_{eqCgs}$

1) Logic Gates:

For K transistor in series:

$$\left(\frac{\boldsymbol{W}}{L}\right)_{eq} = \left[\left(\frac{\boldsymbol{W}}{L}\right)_{1}^{-1} + \left(\frac{\boldsymbol{W}}{L}\right)_{2}^{-1} + \dots + \left(\frac{\boldsymbol{W}}{L}\right)_{K}^{-1}\right]^{-1}$$

For K transistor in parallel:


$$\left(\frac{W}{L}\right)_{eq} = \left(\frac{W}{L}\right)_{1} + \left(\frac{W}{L}\right)_{2} + \dots + \left(\frac{W}{L}\right)_{K}$$

2) SCTC and OCTC:


$$2\pi f_L = b_1 = \sum \frac{1}{\tau_i}$$


$$2\pi \mathbf{f}_U = \frac{1}{\mathbf{a}_1} = \frac{1}{\sum \tau_i}$$

3) Opamp Circuits:




sCR







Logarithm Amplifier




Exponential Amplifier





Instrumentation Amplifier




Super Diode








Comparator with Hysteresis



Bistable Multivibrator



$$T = 2C_1R_1\ln(3)$$

END OF PAPER