# COL216 Assignment 2


Stage 4 report

Aniruddha Deb 2020CS10869

## **Summary**

This section expanded on the CPU: the predication logic was extended to include all 15 conditions, and the memory file structure was exported into a generic to make it easier to load tester code into memory for checking. Finally, in addition to the tests created, I wrote a utility program called gentest to generate VHDL testbenches directly from ARM files

#### **File Structure**



# **Program Details**

- test\_dp.s Testing all 16 Data Processing Instructions
- mult.s A multiplier made using repetitive addition
- fact.s A factorial program made using repetitive addition (again)
- gentest.c A utility that reads in an assembly file and generates a VHDL testbench entity. The program is responsible for compiling, reading in the instructions from the compiled file and printing them to a VHDL file. Requires the ARM gcc compiler to work.
- Testbenches associated with the assembly files mult\_tb.vhdl, fact\_tb.vhdl, test\_dp\_tb.vhdl

# **Testing**

Associated testbenches are marked with <filename>\_tb.vhdl. The CPU testbench only provides a clock to the CPU component.

The CPU is tested on the following three programs: each of whose code and instruction sets is shown side by side here, along with a graph of the relevant CPU signals. The graph highlights the internal working of the CPU and serves as the verification for the correctness of the CPU logic.


### Test 1 - test\_dp\_tb.vhdl

```
.text
0 => X"E3A00000"
                                         mov r0, #0
1 => X"E3A01001".
                                         mov r1, #1
2 => X"E1E0F000"
                                         mvn r15, r0
3 => X"E0012000"
                                         and r2, r1, r0
4 => X"E3A00001"
                                         mov r0, #1
5 => X"E0012000"
                                         and r2, r1, r0
6 => X"E20F20FD"
                                         and r2, r15, #0xFD
7 => X"E0212000"
                                         eor r2, r1, r0
8 => X"E3A00000"
                                         mov r0, #0
9 => X"E0212000"
                                         eor r2, r1, r0
10 => X"E3A01005"
                                         mov r1, #5
11 => X"E3A00014"
                                         mov r0, #20
12 => X"E0402001"
                                         sub r2, r0, r1 @ 15
13 => X"E0602001"
                                         rsb r2, r0, r1 @ -15
14 => X"E0802001"
                                         add r2, r0, r1 @ 15
15 => X"E08FF001"
                                         add r15, r1 @ should overflow
16 => X"E0A12000"
                                         adc r2, r1, r0
17 => X"E0C12000"
                                         sbc r2, r1, r0
18 => X"E0612000"
                                         rsb r2, r1, r0
19 => X"E3A00000"
                                         mov r0, #0
20 => X"E3A01000"
                                         mov r1, #0
21 => X"E1100001"
                                         tst r0, r1
22 => X"E1300001"
                                         teq r0, r1
23 => X"E3500000"
                                         cmp r0, #0
                                         cmp r0, #1
24 => X"E3500001"
25 => X"E1500001",
                                         cmp r0, r1
26 => X"E3A01001"
                                         mov r1, #1
27 => X"E1812000"
                                         orr r2, r1, r0
28 => X"E1CF2001",
                                         bic r2, r15, r1
others => X"00000000"
                                         .end
```

```
Time
        clock
    curr_state
instr_copy[31:0]
              regs[0][31:0]
               + 00000000 00000001 000000+ 00000014
                                                      00000000
  regs[1][31:0]
                                                                    00000001
              uuu+ 00000001
                                                        00000000
 regs[15][31:0]
              uuuuu+ FFFFFFFF
                                              00000004
  regs[2][31:0]
              uuuuuuu 000+ 0+ 0+ 00+ 000000+ 0+ F+ 000000+ F+ 0000000F
                                                                      0+00000004
    flags[3:0]
                                                                D 2
```

# Test 2 - mult\_tb.vhdl


```
.text
0 = X"E3A00005"
                                         mov r0, #5
1 => X"E3A01006",
                                         mov r1, #6
2 = X"E3A02000",
                                         mov r2, #0
                                    mult:
3 => X"E3510001",
                                    1:
                                         cmp r1, #1
4 => X"C0822000"
                                         addgt r2, r0
5 => X"C2411001",
                                         subgt r1, #1
6 => X"CAFFFFB",
                                         bgt 1
others => X"00000000"
                                         .end
```



( waveform output for registers is formatted in decimal instead of hexadecimal for easier reading)

#### Test 3 - fact\_tb.vhdl

```
.text
0 => X"E3A00001"
                                 mov r0, #1 @ factorial stored here
1 => X"E3A01000".
                                 mov r1, #0 @ multiplicand
2 => X"E3A02000",
                                 mov r2, #0 @ multiplication counter
3 => X"E3A03006"
                                 mov r3, #6 @ factorial num to be found
4 => X"E3A04001",
                                 mov r4, #1 @ factorial counter
                            fact:
5 => X"E1530004",
                                 cmp r3, r4
6 => X"0A000007".
                                 beg end
7 => X"E1A01000"
                                 mov r1, r0
8 = X''E1A02004''
                                 mov r2, r4
                                 mult:
9 => X"E3520001"
                                     cmp r2, #1
10 => X"C0800001"
                                     addgt r0, r1
11 => X"C2422001",
                                     subgt r2, #1
12 => X"CAFFFFB",
                                     bgt mult
13 => X"E2844001"
                                 add r4, #1
14 => X"EAFFFFF5",
                                 b fact
                            end:
others => X"00000000"
                                 .end
```



(waveform output for registers is formatted in decimal instead of hexadecimal for easier reading)