COL216 Assignment 2

Stage 6 report

Aniruddha Deb 2020CS10869

Summary

This stage implemented the PMConnect module, which acts as a memory controller for reading/writing. We also implemented post-indexed addressing for memory, which required a slight modification of the datapath.

The concept of storing bytes rather than words brings into question endianness. The memory that we implemented is big endian, meaning that the least significant byte is stored in the most significant position, similar to the following structure:

The big endian choice for memory was made early in the design stage, as it allowed us to initialize memory as an array of words, and easily load words out of memory. The code in mem.vhdl reflects this.

This stage implemented and tested all the types of operators for data transfer instructions, as well as implementing the necessary logic in the control unit decoding the instructions for loading and storing signed bytes/words.

File Structure

```
2020CS10869.zip
 Assignment.png
  Makefile
  — alu.vhdl
  — commons.vhdl
  – cpu.vhdl
  cpu_multicycle.vhdl
  — dt tb.vhdl
 — idx_tb.vhdl
  - logs
    ├─ cpu_synth_log.txt

    pmconnect_synth_log.txt

 — mem.vhdl
  mytypes.vhdl
 — pmconnect.vhdl
 predicator.vhdl
 — regfile.vhdl
  report.pdf
  - run.do
  shifter.vhdl
```

Program Details

- pmconnect.vhdl implements the PMConnect module
- dt_tb.vhdl testbench for data transfer instructions (instructions defined in test_progs/dt_test.s)
- idx_tb.vhdl testbench for data transfer instructions (instructions defined in test_progs/idx_test.s)


Other program details are the same as previous stages.


Testing

DT Testing

```
@ dt_test.s
                           @ testing all types of DT instructions
                               .text
0 => X"E3A00078"
                                mov r0, #120 @ byte address 30
1 => X"E3A010AD"
                                mov r1, #0xAD
2 => X"E3811CDE"
                                orr r1, #0xDE00
3 => X"E38118FE"
                                orr r1, #0xFE0000
4 => X"E38114CA"
                                orr r1, #0xCA000000 @ r1 now stores 0xCAFEDEAD
5 => X"E5801000"
                                str r1, [r0]
6 => X"E1C010B4"
                                strh r1, [r0,#4]
7 => X"E1C010B6"
                                strh r1, [r0,#6]
                                strb r1, [r0,#8]
8 => X"E5C01008"
                                strb r1, [r0,#9]
9 => X"E5C01009"
10 => X"E5C0100A"
                                strb r1, [r0,#10]
11 => X"E5C0100B"
                                strb r1, [r0,#11]
12 => X"E5902000"
                                ldr r2, [r0]
                                1drh r2, [r0]
13 => X"E1D020B0"
```


```
14 => X"E1D020F0"
                                ldrsh r2, [r0]
15 => X"E1D020B2"
                                ldrh r2, [r0,#2]
16 => X"E1D020F2"
                                ldrsh r2, [r0,#2]
17 => X"E5D02000"
                                ldrb r2, [r0]
18 => X"E1D020D0"
                                ldrsb r2, [r0]
19 => X"E5D02001"
                                ldrb r2, [r0,#1]
20 => X"E1D020D1"
                                ldrsb r2, [r0,#1]
21 => X"E5D02002"
                                ldrb r2, [r0,#2]
22 => X"E1D020D2"
                                ldrsb r2, [r0,#2]
23 => X"E5D02003"
                                ldrb r2, [r0,#3]
24 => X"E1D020D3"
                                ldrsb r2, [r0,#3]
                                .end
```





Index testing (post/pre addressing)

```
@ idx_test.s
                           @ tests preindexing, postindexing, and writeback
                           @ the following types of data transfer operators exist in ARM
                           @ 1. [<Rn>, #+/-<offset_12>]
                           @ 2. [<Rn>, +/-<Rm>]
                           @ 3. [<Rn>, +/-<Rm>, <shift> #<shift_imm>]
                           @ 4. [<Rn>, #+/-<offset_12>]!
                           @ 5. [<Rn>, +/-<Rm>]!
                           @ 6. [<Rn>, +/-<Rm>, <shift> #<shift_imm>]!
                           @ 7. [<Rn>], #+/-<offset_12>
                           @ 8. [<Rn>], +/-<Rm>
                           @ 9. [<Rn>], +/-<Rm>, <shift> #<shift_imm>
                           @ 1-3 were tested previously, here we test 4-9
                                .text
0 => X"E3A00060"
                               mov r0, #96 @ byte address 24
1 => X"E3A010AD"
                               mov r1, #0xAD
2 => X"E3811CDE"
                               orr r1, #0xDE00
                               orr r1, #0xFE0000
3 => X"E38118FE"
4 => X"E38114CA"
                               orr r1, #0xCA000000
5 => X"E3A02004"
                               mov r2, #4
6 => X"E5A01004"
                               str r1, [r0, #4]! @ store at 25, r0 = 100
                               str r1, [r0, r2]! @ store at 26, r0 = 104
7 => X"E7A01002"
8 => X"E7201082"
                               str r1, [r0, -r2, lsl #1]! @ store at 24, r0 = 96 again
9 => X"E280000C"
                               add r0, #12
10 => X"E4801004"
                               str r1, [r0], #4 @ store at 27, r0 = 108
11 => X"E6801082"
                               str r1, [r0], r2, lsl #1 @ store at 28, r0 = 116
                                .end
```



Synthesis

CPU

The CPU entity with the PMConnect module successfully synthesized using Mentor Precision on EDAPlayground. The logs are in cpu_synth_log.txt in logs. Note that the CPU had only one IO pin, and that was synthesized. Mentor did not synthesize any of the other entities declared and port mapped inside the CPU (ALU, register file, program and data memory etc), although it did the syntax/synthesis checks for all the entities

```
# Info: ***********************************
# Info: Device Utilization for 7A100TCSG324
# Info: ***********************************
# Info: Resource
                             Used Avail Utilization
# Info: -----
# Info: IOs
                                  210
                                          0.48%
# Info: Global Buffers
                              0
                                  32
                                          0.00%
# Info: LUTs
                                  63400 0.00%
                              0
# Info: CLB Slices
                             0
                                   15850
                                         0.00%
# Info: Dffs or Latches
                             0
                                  126800 0.00%
                                  135
# Info: Block RAMs
                              0
                                          0.00%
# Info: DSP48E1s
                              0
                                   240
                                          0.00%
# Info: -----
# Info: **********************************
# Info: Library: work
                 Cell: cpu
                          View: cpu_arch
# Info: ****************************
# Info: Number of ports :
# Info: Number of nets:
# Info: Number of instances:
                                      0
# Info: Number of references to this view :
                                      0
# Info: Total accumulated area :
# Info: Number of gates :
# Info: Number of accumulated instances :
                                      0
# Info: ****************
# Info: IO Register Mapping Report
# Info: ****************
# Info: Design: work.cpu.cpu_arch
# Info: +-----+-----+
# Info: | Port | Direction | INFF | OUTFF | TRIFF |
# Info: +-----+-----+
# Info: | clock | Input
                    # Info: +-----+-----+
# Info: Total registers mapped: 0
```

PMConnect

The PMConnect module was also separately designed, synthesized and tested.

#	Info:	**************************************									
		**************************************				t:::::::::::::::::::::::::::::::::::::					
	<pre>Info: Info:</pre>					 58.10%					
		Global Buffers			32	0.00%					
	Info:				63400	0.11%					
		CLB Slices			15850	0.05%					
#	Info:	Dffs or Latches		0	126800	0.00%					
#	Info:	Block RAMs		0	135	0.00%					
		DSP48E1s		0	240	0.00%					
	Info:	***********									
		Library: work Cell									
#	Info:	*********	:. piliconnect	V 10W .	*******	_a.c k******					
		Number of ports :			143						
		Number of nets :			301						
		Number of instances	-		227						
		Number of references		ew :	0						
		Total accumulated are	ea:		71						
		Number of LUTs : Number of Primitive	LUTe		71 85						
	Info:			ı ·	28						
	Info:										

#	Info:	IO Register Mapping	Report								

#	Into:	Design: work.pmconnect	ct.pmconnect_	_arc 							
			Direction		OUTFF	TRIFF					
#	Info:	++			-+	++					
#	Info:	Rout(31) +	Input			!!!!					
#	<pre>Info:</pre>		Input		- +						
		Rout(29)	Input	+ 	-+ 	++ 					
		+	Input	+ 	- +	+ +					
#	Info:	+			- +						
		Rout(27)	Input	 	 - +	 + +					
	<pre>Info: Info:</pre>		Input		<u> </u>	! !					
#	Info:	Rout(25)	Input		- +						
#	Info: Info:	+	Input	+ 	-+ 	+ + 					
	Info:	+			-+						
	<pre>Info: Info:</pre>	Rout(23)	Input		 - +	 ++					
#	Info: Info:	Rout(22)	Input		İ	į					
#	Info:	Rout(21)	Input		- +	 					
#	Info: Info:	+	Input	+ 	- + 	+++ 					
	<pre>Info: Info:</pre>	+	Input	- 	- †	- -					
#	Info:	+		 	 - +	·+					
	<pre>Info: Info:</pre>	Rout(18) +	Input	 +	 -+	 + +					
#	Info:	Rout(17)	Input		1	1 1					

# Info:	.	
# Info:	Rout(16)	Input
# Info: • # Info:	+ Rout(15)	
# Info:	+	
<pre># Info: # Info:</pre>	Rout(14) +	Input
# Info:	Rout(13)	Input
<pre># Info: * # Info: *</pre>	+ Rout(12)	+++++ Input
# Info:	+	+
# Info: # Info:	Rout(11) +	Input
# Info: # Info:	Rout(10)	Input
# Info:	Rout(9)	Input
# Info: • # Info:	+ Rout(8)	
# Info:	+	
# Info: # Info:	Rout(7) +	Input
# Info: # Info:	Rout(6)	Input
# Info:	Rout(5)	Input
# Info: # Info:	+ Rout(4)	
# Info:	+	+
# Info: # Info:	Rout(3) +	Input
<pre># Info: # Info:</pre>	Rout(2)	Input
# Info:	Rout(1)	Input
<pre># Info: * # Info:</pre>	+ Rout(0)	+++++ Input
# Info: # Info:	+ Rin(31)	
# Info:	+	
# Info: # Info:	Rin(30) +	Output
# Info:	Rin(29)	Output
# Info: # Info:	Rin(28)	Output
# Info: · # Info:	+ Rin(27)	+++++ Output
# Info:	+	+
<pre># Info: # Info:</pre>	Rin(26) +	Output
<pre># Info: # Info:</pre>	Rin(25)	Output
# Info:	Rin(24)	Output
# Info: · # Info:	+ Rin(23)	++++++
# Info:	+	
# Info:	Rin(22) +	Output
<pre># Info:</pre>	Rin(21) +	Output
# Info:	Rin(20)	Output
# Info: # Info:	+ Rin(19)	+++++ Output
<pre># Info: * # Info:</pre>	+ Rin(18)	
# Info:	+	+
<pre># Info: # Info:</pre>	Rin(17) +	Output
# Info:	Rin(16)	Output


# Info: +		+	+	+	+	+
# Info: # Info:	Rin(15)	Output	1	<u> </u>		
# Info:	Rin(14)	Output	+	, -		
# Info: +	Rin(13)	+ Output	+ !	+ !	+ !	
# Info: +	Rin(12)	+ Output	+ !	+ :	+ !	
# Info: +	Rin(11)	+ Output	+ !	+ :	+ !	+
# Info: + Info: +	Rin(10)	+ Output	+	-	+	
# Info: # Info:	Rin(9)	+ Output	+	-	-	
# Info: + Info: +	Rin(8)	+ Output	+	-	-	
# Info: + Info: +	Rin(7)	+ Output	+	-	-	
# Info: + # Info: # Info: +	Rin(6)	+ Output	+ +	- 	-	
# Info:	Rin(5)	+ Output	+	-	-	
# Info: + Info: +	Rin(4)	+ Output	+	-	-	
# Info: + # Info:	Rin(3)	+ Output	+	-	-	
# Info: + # Info:	Rin(2)	+ Output	+	-	-	
# Info: + # Info:	Rin(1)	+ Output	+	-	+ 	
# Info: # Info:	Rin(0)	+ Output	+	-	-	
# Info: + Info:	instruction(7)	+ Input	+	- 	- 	
# Info: + # Info:	instruction(6)	+ Input	+	-	+ 	
# Info: # Info:	instruction(5)	+ Input	+	-	+ 	
# Info: + # Info:	instruction(4)	+ Input	+	-	-	
# Info: + # Info:	instruction(3)	+ Input	+	-	-	
	instruction(2)	+ Input	+	-	+ -	
# Info: + # Info:	instruction(1)	+ Input	+	-	+	
	instruction(0)	+ Input	+	-	+	
# Info: + # Info:	enable	+ Input	+	-	-	
# Info: + # Info:	adr(1)	+ Input	+	-	-	
# Info: + Info:	adr(0)	+ Input	+	-	-	
# Info: + Info:		+ Output	+	-	-	
# Info: + Info:	Min(30)	+ Output	+	- 	- 	
# Info: +	Min(29)	+ Output	+	- 	+ :	
# Info: +		+ Output	+	+ :	+ :	
# Info: +	Min(27)	+ Output	+	+ :	+ :	
# Info: + # Info:		+ Output	+ 	+ 	+ 	

# Info: -		+	+	+	+	ŀ
# Info: # Info:	Min(25)	Output			<u> </u>	
# Info:	Min(24)	Output	+ :	 	-	F
# Info: -	H Min(23)	+ Output	+	+ 	+ 	+
# Info: -	 Min(22)	 Output	+	+ 	+ 	+
# Info: -	+ Min(21)	+ Output	+ 	+ 	+ 	
# Info: -	+ Min(20)	+ Output	+ 	+ 	+ 	+
# Info: -	 Min(19)	+ Output	+	+	+	+
# Info: -	+ Min(18)	+ Output	+	+	+	+
# Info: -	 Min(17)	Output	+	 	+ :	 -
# Info: -	Min(16)	Output	+	 	+ :	
# Info: - # Info:	Min(15)	 Output	+ 	-	-	-
# Info: - # Info:	H	+ Output	+ 	- 	- 	-
# Info: -	Min(13)	Output	+ !	-	+	-
# Info: -	H	+ Output	-	- :	-	-
# Info: -	+	+ Output	-	- :	-	-
# Info: -	+ Min(10)	+ Output	-	- :	-	-
# Info: -	+	+ Output	+ :	- 	-	-
# Info: -	Min(8)	Output	+ :	-	+	-
# Info: -	+	+ Output	+ :	- 	-	-
# Info: -		+ Output	+ :	- 	-	-
# Info: -		Output	+	 	+ :	
	Min(4)	Output	+	 	+ :	
# Info: - # Info:	Min(3)	+ Output	+ 	- 	- 	-
# Info:		+ Output	+ 	- 	- 	-
# Info: - # Info:	Min(1)	 Output	-	-	-	-
# Info: - # Info:	Min(0)	 Output	-	-	-	-
	Mout(31)	+ Input	+ :	- 	-	-
	Mout(30)	+ Input	+ :	- 	-	+
	Mout(29)	+ Input	+ :	- 	-	-
	Mout(28)	 Input	+ 	-	-	
	Mout(27)	+ Input	+ 	- 	- 	-
	Mout(26)	+ Input	+ 	- 	- 	-
# Info: - # Info:	 Mout(25)	+ Input	+ 	-	+ 	+
# IIIO.	HOUL(20)	ι τιιρατ	I	I	I	

# Info: -	+	+		+	++	_
# Info:	Mout(24)	 Input		[! !	_
# Info:	Mout(23)	Input		ļ		_
# Info: -	+ Mout(22)	 Input		+ 	++ 	-
# Info: -	+ Mout(21)	+ Input	+ 	+ 	++ 	=
# Info: - # Info:	+ Mout(20)	+ Input	+ 	+ 	++ 	-
# Info: - # Info:	+ Mout(19)	+ Input	+ 	+ 	++ 	•
# Info: - # Info:	+ Mout(18)	+ Input	+ 	+ 	++ 	-
<pre># Info: -</pre>	+ Mout(17)		 	+ 	++ 	<u>=</u>
<pre># Info: - # Info:</pre>	+ Mout(16)	+ Input	+	†	++ 	-
# Info: -	+ Mout(15)	+	' + I	, † !	' + 	-
# Info: -	+	+	 	! 	 	-
# Info: -	Mout(14) 	Input 	 	 	 +	-
# Info: # Info: -	Mout(13) +	Input +	 	 	 + +	-
<pre># Info: -</pre>	Mout(12) +	Input +	 	 +	 + +	<u>-</u>
<pre># Info: -</pre>	Mout(11) +	Input +	 +	 +	 +	-
# Info:	Mout(10)	Input		!	į į	
# Info: -	Mout(9)			+	+ + 	-
# Info: -	+ Mout(8)	+ Input	+ 	+ 	++ 	=
# Info: - # Info:	+ Mout(7)	+ Input	+ 	+ 	++ 	-
# Info: - # Info:	+ Mout(6)	+ Input	+ 	+ 	++ 	-
# Info: - # Info:	+ Mout(5)	+ Input	+ 	+ 	++ 	-
<pre># Info: -</pre>	+ Mout(4)	+ Input	+ 	+ 	++ 	=
<pre># Info: - # Info:</pre>	t Mout(3)	+ Input	+	+ 	++ 	-
# Info: -	+ Mout(2)	+ Input	' + I	, 	' 	-
# Info: -	+	+	' } !	, + !	' + + 	-
# Info: -	+	+	 	 	 	<u>-</u>
<pre># Info: # Info: -</pre>	Mout(0) +	Input +	 	 	 +	-
<pre># Info: +</pre>	MW(3) +	Output +	 	 +	 ++	
# Info:	MW(2)	Output	 	 	 	
# Info:	MW(1)	Output	 	 		
# Info: - # Info:	+ MW(0)	+ Output	+ 	+ 	++ 	-
# Info:	+ Total registers mappe	+		+	++	-

Design and Verification

The design to be implemented was as follows:



Note the addition of the extra multiplexer for the regfile write address, as we would be needed to write to Rn (19-16) in the case of an update. The design also allows for pre-indexed reading (directly taking the value for the memory write address from the register file), as well as post-indexed addressing. Finally, an extra mux/modifications are made to unify and supply the immediate offset for load/store half word instructions (the address is split between a high nibble and a low nibble)

The state diagram remains the same; for writeback during data transfer instructions, we write back to the register file in the writeback_dt_str state and the load_dt_ldr state (writeback_dt_ldr writes to the regfile, so we can't update Rn simultaneously), hence we need to introduce no new states for writing.

