# COL216 Assignment 2

Stage 8 report

#### Aniruddha Deb 2020CS10869


### **Summary**

This stage completes the CPU: partitioning the memory into user and protected mode, and adding SWI instructions to read bytes from an input port. Reset is also included.

The memory is partitioned into 64 words of protected memory (addresses  $0 \times 00 - 0 \times FF$ ) and user memory (addresses  $0 \times 100 - 0 \times 1FF$ ). The reset instruction is placed at 0x00, and the swi instruction at 0x08. The input port is addressed at 0x0C. The swi subroutine is at 0x10, and we use the swi subroutine to read a byte from the input port and place it in r0, and then return to our user program.

In addition, the flags and full predication has been implemented and debugged. Branch and link has also been implemented using r14 of the register file as the link register. We use mov pc, 1r as the replacement for ret, so as to make the program compileable by the arm assembler. For the protected mode instructions, rte as specified in the assignment note, is used (as we don't compile protected mode instructions repeatedly). gentest.c has also been modified to generate programs according to the new memory mapping.

#### **File Structure**




```
— run.do
 shifter.vhdl
swi_tb.vhdl
test_progs
  — cond_test.s
  ├─ gentest
  ├─ gentest.c
  igwedge = \mathsf{mult\_test.s}
    - ret_test.s
  └─ swi_test.s
- wave_imgs
    cond_test.png
  └─ swi_test.png
- waves
  ├─ cond_tb.ghw
    — mul_tb_v2.ghw
  └─ swi_tb.ghw
```

## **Testing**

SWI tests

```
0 => X"E3A0EC01",
                                 @ swi_test.s
1 => X"E6000011"
                                 @ check for swi interrupts
2 => X"EA000000"
3 => X"00000000"
                                 @
4 => X"E3A0000C",
                                 @ protected zone code
5 => X"E5900000",
6 => X"E6000011",
                                 @
                                     .text
64 => X"E3A02000",
                                     mov r2, #0
                                 ol:
65 => X"EF000000",
                                 il: swi 0x00
66 => X"E1A01420"
                                     mov r1, r0, LSR #8
67 => X"E3510001",
                                     cmp r1, #1
68 => X"1AFFFFFB".
                                     bne il
69 => X"E2822001",
                                     add r2, #1
70 => X"EAFFFFF9",
                                     b ol
others => X"00000000"
                                      .end
```



#### SWI tests

```
0 => X"E3A0EC01",
                                 @ swi_test.s
1 => X"E6000011",
                                 @ check for swi interrupts
2 => X"EA000000",
3 = X"00000000"
                                 @
4 => X"E3A0000C",
                                 @ protected zone code
5 => X"E5900000",
                                 @
6 => X"E6000011",
                                 @
                                     .text
64 => X"E3A02000",
                                     mov r2, #0
                                 ol:
65 => X"EF000000",
                                 il: swi 0x00
66 => X"E1A01420",
                                     mov r1, r0, LSR #8
67 => X"E3510001",
                                     cmp r1, #1
68 => X"1AFFFFFB",
                                     bne il
69 => X"E2822001",
                                     add r2, #1
70 => X"EAFFFFF9",
                                     b ol
others => X"00000000"
                                     .end
```



## **Synthesis**

#### **CPU**

The CPU entity with the PMConnect module successfully synthesized using Mentor Precision on EDAPlayground. The logs are in cpu\_synth\_log.txt in logs.

```
# Info: ***********************************
# Info: Device Utilization for 7A100TCSG324
# Info: ***********************************
                    Used Avail Utilization
# Info: Resource
# Info: -----
# Info: IOs
                    33
                            0.48%
# Info: Global Buffers
                            0.00%
                    0
                      63400 0.00%
15850 0.00%
126800 0.00%
# Info: LUTs
                    0
# Info: CLB Slices
# Info: Dffs or Latches
                       135
                            0.00%
# Info: Block RAMs
                   0
                           0.00%
# Info: DSP48E1s
# Info: Library: work Cell: cpu View: cpu_multicycle_arch
# Info: Number of ports:
# Info: Number of nets:
# Info: Number of instances :
# Info: Number of references to this view :
# Info: Total accumulated area :
# Info: Number of gates :
# Info: Number of accumulated instances :
# Info: *************
# Info: IO Register Mapping Report
# Info: ****************
# Info: Design: work.cpu.cpu_multicycle_arch
# Info: +-----+----+
                | Direction | INFF | OUTFF | TRIFF |
# Info: | Port
# Info: +-----+---+----+
# Info: | clock
        | Input |
# Info: +-----+
# Info: +-----+
# Info: +-----
# Info: | memory_input_data(28) | Input | |
# Info: +-----+----+-----
# Info: | memory_input_data(27) | Input |
# Info: +-----+---+----+
# Info: | memory_input_data(26) | Input | |
# Info: +-----+----+
# Info: | memory_input_data(24) | Input | |
# Info: +-----+
# Info: | memory_input_data(23) | Input
# Info: +-----+-----+-----+
```

# Info:	memory_input_data(22)	Input			
# Info:	+	+	+	+	+·
<pre># Info: # Info:</pre>	memory_input_data(21)	Input		  -	<u> </u>
<pre># Info: # Info:</pre>	mamary input data(20)		+	<del>+</del>	+ !
# Info:	memory_input_data(20) +	111puc 	 <b>-</b>	 <b>+</b>	 <del> </del>
# Info:	memory_input_data(19)	Input	' 	I	I
# Info:	+	Input 	। <b>⊦</b>	ı +	ı +
# Info:	memory_input_data(18)	Input			I
# Info:	+	+	' }	' <del> </del>	, +
# Info:	memory_input_data(17)	Input		l	I
# Info:	+	+	+	+	+
# Info:	memory_input_data(16)	Input	l	l	I
# Info:	+	+	+	+	+
# Info:	memory_input_data(15)	Input			l
# Info:	+	+	+	+	+
# Info:	memory_input_data(14)	Input		l	l
# Info:	+	+	<del></del>	+	+
# Info:	memory_input_data(13)	Input		<u> </u>	<u> </u>
# Info:	+	+	+ '	+ '	+
# Info:	memory_input_data(12)	Input	1	l	l
# Info: # Info:	momory input data(11)	t	<del>-</del>	<del>-</del>	<del>+</del>
# Info: # Info:	memory_input_data(11) +	Input 	 <b> </b>	 <b>+</b>	 <b>+</b>
# Info. # Info:	memory_input_data(10)	Input	<del></del> -	. ==== <del>===</del> - I	<del>_</del> . I
# Info:	+	, ±11646 +	ı +	' <del> </del>	ı <del> </del>
# Info:	memory_input_data(9)	Input	- 	I	I
# Info:	+		, }	' <del> </del>	, <del> </del> -
# Info:	memory_input_data(8)	Input		l	I
# Info:	+	+	+	+	+
# Info:	memory_input_data(7)	Input		l	l
# Info:	+	<del>-</del>	+	+	+
# Info:	memory_input_data(6)	Input		l	l
# Info:	+	+	+	+	+
# Info:	memory_input_data(5)	Input			l
# Info:	+	+	+	+	+
# Info:	memory_input_data(4)	Input	[	l	l
# Info: # Info:		t	<del>-</del>	<del>-</del>	<del>+</del>
# Into: # Info:		Input 	 <b></b>	 <b></b>	 <b></b>
	<pre>  memory_input_data(2)</pre>		r I	<del>-</del> I	+ I
# Info. # Info:		IIIPUC 	 <b> </b>	 <b>+</b>	 <b>+</b>
	memory_input_data(1)	Input	<del>_</del> _		
# Info:		, <u>-</u> pac +	ı ⊁	' <del> </del>	' <del> </del>
	memory_input_data(0)	Input	1	I	I
# Info:			, +	, <del> </del>	, <del> </del> -
	Total registers mapped: 0				
	[12022]: Design has no time	ing constrain	nt and no t	iming infor	mation.
		-		-	

# **Design and Verification**

Adding SWI and RTE instructions required the introduction of two new states: execute\_swi and execute\_rte. Both of these are single cycle changes which change the processor mode, write to either pc or the register file (or both) and then return to fetch, to fetch the next instruction and carry on execution as usual.

