

# COL216 Assignment 2

Stage 6 report

Aniruddha Deb  
2020CS10869

## Summary

This stage implemented the PMConnect module, which acts as a memory controller for reading/writing. We also implemented post-indexed addressing for memory, which required a slight modification of the datapath.

The concept of storing bytes rather than words brings into question endianness. The memory that we implemented is big endian, meaning that the least significant byte is stored in the most significant position, similar to the following structure:

31	...	00	31	...	00	31	...	00	31	...	00	31	...	00	->
	W00		W01		W02		W03		W04		->				

The big endian choice for memory was made early in the design stage, as it allowed us to initialize memory as an array of words, and easily load words out of memory. The code in mem.vhdl reflects this.

This stage implemented and tested all the types of operators for data transfer instructions, as well as implementing the necessary logic in the control unit decoding the instructions for loading and storing signed bytes/words.

## File Structure

```
2020CS10869.zip
├─ Assignment.png
├─ Makefile
├─ alu.vhdl
├─ commons.vhdl
├─ cpu.vhdl
├─ cpu_multicycle.vhdl
├─ dt_tb.vhdl
├─ idx_tb.vhdl
├─ logs
│   └─ cpu_synth_log.txt
│   └─ pmconnect_synth_log.txt
├─ mem.vhdl
├─ mytypes.vhdl
├─ pmconnect.vhdl
├─ predictor.vhdl
├─ regfile.vhdl
├─ report.pdf
├─ run.do
└─ shifter.vhdl
```

```

├── test_progs
│   ├── dt_test.s
│   ├── gentest
│   ├── gentest.c
│   └── idx_test.s
├── wave_imgs
│   ├── dt_test_1.png
│   ├── dt_test_2.png
│   ├── dt_test_3.png
│   └── idx_test.png
└── waves
    ├── dt_tb.ghw
    └── idx_tb.ghw

```

## Program Details

- `pmconnect.vhdl` - implements the PMConnect module
- `dt_tb.vhdl` - testbench for data transfer instructions (instructions defined in `test_progs/dt_test.s`)
- `idx_tb.vhdl` - testbench for data transfer instructions (instructions defined in `test_progs/idx_test.s`)

Other program details are the same as previous stages.

## Testing



### DT Testing

<pre> 0 =&gt; X"E3A00078" 1 =&gt; X"E3A010AD" 2 =&gt; X"E3811CDE" 3 =&gt; X"E38118FE" 4 =&gt; X"E38114CA" 5 =&gt; X"E5801000"  6 =&gt; X"E1C010B4" 7 =&gt; X"E1C010B6"  8 =&gt; X"E5C01008" 9 =&gt; X"E5C01009" 10 =&gt; X"E5C0100A" 11 =&gt; X"E5C0100B"  12 =&gt; X"E5902000"  13 =&gt; X"E1D020B0" </pre>	<pre> @ dt_test.s @ testing all types of DT instructions @     .text     mov r0, #120 @ byte address 30     mov r1, #0xAD     orr r1, #0xDE00     orr r1, #0xFE0000     orr r1, #0xCA000000 @ r1 now stores 0xCAFEDEAD     str r1, [r0]      strh r1, [r0,#4]     strh r1, [r0,#6]      strb r1, [r0,#8]     strb r1, [r0,#9]     strb r1, [r0,#10]     strb r1, [r0,#11]      ldr r2, [r0]      ldrh r2, [r0] </pre>
--	---

```
ldrsh r2, [r0]
ldrh r2, [r0,#2]
ldrsh r2, [r0,#2]
```


```
ldrb r2, [r0]
ldrsb r2, [r0]
ldrb r2, [r0,#1]
ldrsb r2, [r0,#1]
ldrb r2, [r0,#2]
ldrsb r2, [r0,#2]
ldrb r2, [r0,#3]
ldrsb r2, [r0,#3]
```

```
.end
```



## Index testing (post/pre addressing)

<pre> 0 =&gt; X"E3A00060" 1 =&gt; X"E3A010AD" 2 =&gt; X"E3811CDE" 3 =&gt; X"E38118FE" 4 =&gt; X"E38114CA" 5 =&gt; X"E3A02004"  6 =&gt; X"E5A01004" 7 =&gt; X"E7A01002" 8 =&gt; X"E7201082"  9 =&gt; X"E280000C" 10 =&gt; X"E4801004" 11 =&gt; X"E6801082" </pre>	<pre> @ idx_test.s @ tests preindexing, postindexing, and writeback @ the following types of data transfer operators exist in ARM @ @ 1. [&lt;Rn&gt;, #+/-&lt;offset_12&gt;] @ 2. [&lt;Rn&gt;, +/-&lt;Rm&gt;] @ 3. [&lt;Rn&gt;, +/-&lt;Rm&gt;, &lt;shift&gt; #&lt;shift_imm&gt;] @ 4. [&lt;Rn&gt;, #+/-&lt;offset_12&gt;]! @ 5. [&lt;Rn&gt;, +/-&lt;Rm&gt;]! @ 6. [&lt;Rn&gt;, +/-&lt;Rm&gt;, &lt;shift&gt; #&lt;shift_imm&gt;]! @ 7. [&lt;Rn&gt;], #+/-&lt;offset_12&gt; @ 8. [&lt;Rn&gt;], +/-&lt;Rm&gt; @ 9. [&lt;Rn&gt;], +/-&lt;Rm&gt;, &lt;shift&gt; #&lt;shift_imm&gt; @ 1-3 were tested previously, here we test 4-9  .text  mov r0, #96 @ byte address 24 mov r1, #0xAD orr r1, #0xDE00 orr r1, #0xFE0000 orr r1, #0xCA000000 mov r2, #4  str r1, [r0, #4]! @ store at 25, r0 = 100 str r1, [r0, r2]! @ store at 26, r0 = 104 str r1, [r0, -r2, lsl #1]! @ store at 24, r0 = 96 again  add r0, #12 str r1, [r0], #4 @ store at 27, r0 = 108 str r1, [r0], r2, lsl #1 @ store at 28, r0 = 116  .end </pre>
--	--



# Synthesis

## CPU

The CPU entity with the PMConnect module successfully synthesized using Mentor Precision on EDAPlayground. The logs are in cpu\_synth\_log.txt in logs. **Note that the CPU had only one IO pin, and that was synthesized. Mentor did not synthesize any of the other entities declared and port mapped inside the CPU (ALU, register file, program and data memory etc), although it did the syntax/synthesis checks for all the entities**

```
# Info: *****
# Info: Device Utilization for 7A100TCSG324
# Info: *****
# Info: Resource                Used      Avail    Utilization
# Info: -----
# Info: IOs                    1         210      0.48%
# Info: Global Buffers         0         32       0.00%
# Info: LUTs                    0        63400   0.00%
# Info: CLB Slices             0        15850   0.00%
# Info: Dffs or Latches         0       126800   0.00%
# Info: Block RAMs             0         135   0.00%
# Info: DSP48E1s               0         240   0.00%
# Info: -----
# Info: *****
# Info: Library: work    Cell: cpu    View: cpu_arch
# Info: *****
# Info: Number of ports :                1
# Info: Number of nets :                0
# Info: Number of instances :            0
# Info: Number of references to this view : 0
# Info: Total accumulated area :
# Info: Number of gates :                0
# Info: Number of accumulated instances : 0
# Info: *****
# Info: IO Register Mapping Report
# Info: *****
# Info: Design: work.cpu.cpu_arch
# Info: +-----+-----+-----+-----+-----+
# Info: | Port      | Direction | INFF  | OUTFF | TRIFF  |
# Info: +-----+-----+-----+-----+-----+
# Info: | clock     | Input     |       |       |       |
# Info: +-----+-----+-----+-----+-----+
# Info: Total registers mapped: 0
```

## PMConnect

The PMConnect module was also separately designed, synthesized and tested.

```
# Info: *****
# Info: Device Utilization for 7A100TCSG324
# Info: *****
# Info: Resource                Used      Avail    Utilization
# Info: -----
# Info: I0s                    143      210      68.10%
# Info: Global Buffers          0        32        0.00%
# Info: LUTs                     71     63400      0.11%
# Info: CLB Slices               8     15850      0.05%
# Info: Dffs or Latches          0    126800      0.00%
# Info: Block RAMs               0       135      0.00%
# Info: DSP48E1s                0       240      0.00%
# Info: -----
# Info: *****
# Info: Library: work      Cell: pmconnect      View: pmconnect_arc
# Info: *****
# Info: Number of ports :                143
# Info: Number of nets :                301
# Info: Number of instances :            227
# Info: Number of references to this view :      0
# Info: Total accumulated area :
# Info: Number of LUTs :                71
# Info: Number of Primitive LUTs :        85
# Info: Number of LUTs with LUTNM/HLUTNM :    28
# Info: Number of accumulated instances :    227
# Info: *****
# Info: IO Register Mapping Report
# Info: *****
# Info: Design: work.pmconnect.pmconnect_arc
# Info: +-----+-----+-----+-----+-----+
# Info: | Port          | Direction | INFF   | OUTFF  | TRIFF  |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(31)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(30)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(29)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(28)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(27)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(26)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(25)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(24)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(23)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(22)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(21)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(20)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(19)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(18)       | Input     |         |         |         |
# Info: +-----+-----+-----+-----+-----+
# Info: | Rout(17)       | Input     |         |         |         |
```

# Info:						
# Info:	Rout(16)	Input				
# Info:						
# Info:	Rout(15)	Input				
# Info:						
# Info:	Rout(14)	Input				
# Info:						
# Info:	Rout(13)	Input				
# Info:						
# Info:	Rout(12)	Input				
# Info:						
# Info:	Rout(11)	Input				
# Info:						
# Info:	Rout(10)	Input				
# Info:						
# Info:	Rout(9)	Input				
# Info:						
# Info:	Rout(8)	Input				
# Info:						
# Info:	Rout(7)	Input				
# Info:						
# Info:	Rout(6)	Input				
# Info:						
# Info:	Rout(5)	Input				
# Info:						
# Info:	Rout(4)	Input				
# Info:						
# Info:	Rout(3)	Input				
# Info:						
# Info:	Rout(2)	Input				
# Info:						
# Info:	Rout(1)	Input				
# Info:						
# Info:	Rout(0)	Input				
# Info:						
# Info:	Rin(31)	Output				
# Info:						
# Info:	Rin(30)	Output				
# Info:						
# Info:	Rin(29)	Output				
# Info:						
# Info:	Rin(28)	Output				
# Info:						
# Info:	Rin(27)	Output				
# Info:						
# Info:	Rin(26)	Output				
# Info:						
# Info:	Rin(25)	Output				
# Info:						
# Info:	Rin(24)	Output				
# Info:						
# Info:	Rin(23)	Output				
# Info:						
# Info:	Rin(22)	Output				
# Info:						
# Info:	Rin(21)	Output				
# Info:						
# Info:	Rin(20)	Output				
# Info:						
# Info:	Rin(19)	Output				
# Info:						
# Info:	Rin(18)	Output				
# Info:						
# Info:	Rin(17)	Output				
# Info:						
# Info:	Rin(16)	Output				

```

# Info: +-----+-----+-----+-----+
# Info: | Rin(15)      | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(14)      | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(13)      | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(12)      | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(11)      | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(10)      | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(9)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(8)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(7)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(6)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(5)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(4)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(3)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(2)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(1)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Rin(0)       | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(7) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(6) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(5) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(4) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(3) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(2) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(1) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | instruction(0) | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | enable        | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | adr(1)         | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | adr(0)         | Input  |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Min(31)        | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Min(30)        | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Min(29)        | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Min(28)        | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Min(27)        | Output |       |       |       |
# Info: +-----+-----+-----+-----+
# Info: | Min(26)        | Output |       |       |       |

```



# Info:						
# Info:	Min(25)	Output				
# Info:						
# Info:	Min(24)	Output				
# Info:						
# Info:	Min(23)	Output				
# Info:						
# Info:	Min(22)	Output				
# Info:						
# Info:	Min(21)	Output				
# Info:						
# Info:	Min(20)	Output				
# Info:						
# Info:	Min(19)	Output				
# Info:						
# Info:	Min(18)	Output				
# Info:						
# Info:	Min(17)	Output				
# Info:						
# Info:	Min(16)	Output				
# Info:						
# Info:	Min(15)	Output				
# Info:						
# Info:	Min(14)	Output				
# Info:						
# Info:	Min(13)	Output				
# Info:						
# Info:	Min(12)	Output				
# Info:						
# Info:	Min(11)	Output				
# Info:						
# Info:	Min(10)	Output				
# Info:						
# Info:	Min(9)	Output				
# Info:						
# Info:	Min(8)	Output				
# Info:						
# Info:	Min(7)	Output				
# Info:						
# Info:	Min(6)	Output				
# Info:						
# Info:	Min(5)	Output				
# Info:						
# Info:	Min(4)	Output				
# Info:						
# Info:	Min(3)	Output				
# Info:						
# Info:	Min(2)	Output				
# Info:						
# Info:	Min(1)	Output				
# Info:						
# Info:	Min(0)	Output				
# Info:						
# Info:	Mout(31)	Input				
# Info:						
# Info:	Mout(30)	Input				
# Info:						
# Info:	Mout(29)	Input				
# Info:						
# Info:	Mout(28)	Input				
# Info:						
# Info:	Mout(27)	Input				
# Info:						
# Info:	Mout(26)	Input				
# Info:						
# Info:	Mout(25)	Input				


```

# Info: +-----+-----+-----+-----+
# Info: | Mout(24)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(23)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(22)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(21)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(20)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(19)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(18)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(17)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(16)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(15)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(14)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(13)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(12)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(11)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(10)      | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(9)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(8)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(7)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(6)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(5)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(4)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(3)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(2)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(1)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | Mout(0)       | Input  |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | MW(3)        | Output |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | MW(2)        | Output |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | MW(1)        | Output |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: | MW(0)        | Output |         |         |         |
# Info: +-----+-----+-----+-----+
# Info: Total registers mapped: 0
# Info: [12022]: Design has no timing constraint and no timing information.

```

# Design and Verification

The design to be implemented was as follows:



Note the addition of the extra multiplexer for the regfile write address, as we would be needed to write to  $R_n$  (19-16) in the case of an update. The design also allows for pre-indexed reading (directly taking the value for the memory write address from the register file), as well as post-indexed addressing. Finally, an extra mux/modifications are made to unify and supply the immediate offset for load/store half word instructions (the address is split between a high nibble and a low nibble)

The state diagram remains the same; for writeback during data transfer instructions, we write back to the register file in the writeback\_dt\_str state and the load\_dt\_ldr state (writeback\_dt\_ldr writes to the regfile, so we can't update  $R_n$  simultaneously), hence we need to introduce no new states for writing.

