

# COL216 Assignment 2

Stage 5 report

Aniruddha Deb  
2020CS10869

## Summary

This stage involved creation of a barrel shifter which supports the four shift/rotate operations in ARM assembly: LSL, LSR, ASR and ROR. Along with this, the datapath was restructured and a new state was introduced in the cpu controller. The shifter, although a small component, has several nuances which are hidden away in the ARM reference manual, such as the behavior when shifting from a register (the LSB is taken and if it's greater than 32, some extra operations are done), and other nuances such as setting of the carry bit. I've successfully implemented all of these in the logic, which makes the current implementation ARM compliant. The shifter has also been thoroughly tested with a testbench covering all normal and edge cases.

## File Structure

```
.
├── Assignment.jpeg
├── Makefile
├── alu.vhdl
├── commons.vhdl
├── commons_tb.vhdl
├── cpu.vhdl
├── cpu_multicycle.vhdl
├── cpu_synth.v
├── cpu_tb.vhdl
├── fact_tb.vhdl
├── ldr_str_tb.vhdl
├── logs
│   ├── cpu_synth_log.txt
│   └── shifter_synth_log.txt
├── mem.vhdl
├── mult_tb.vhdl
├── mytypes.vhdl
├── predictor.vhdl
├── regfile.vhdl
├── run.do
├── report.pdf
├── shift_tb.vhdl
├── shifter.vhdl
├── shifter_tb.vhdl
├── test_dp_tb.vhdl
├── test_progs
│   ├── fact.s
│   └── gentest
```

```

├── gentest.c
├── mult.s
├── shift_test.s
├── test_dp.s
├── wave_imgs
│   ├── fact.png
│   ├── mult.png
│   ├── shift_test_1.png
│   ├── shift_test_2.png
│   ├── shift_test_3.png
│   └── test_dp.png
├── waves
│   ├── ldr_str_tb.ghw
│   ├── shift_tb.ghw
│   ├── shifter.ghw
│   ├── test_dp.ghw
│   ├── test_fact.ghw
│   └── test_mult.ghw

```

## Program Details

- shifter.vhdl - implements the shifter
- shift\_tb.vhdl - testbench for shifter logic (instructions defined in test\_progs/shift\_test.s)

Other program details are the same as previous stages.

## Testing

This section used the same tests as stage 4 to check the validity of the CPU, that is, whether it produces the same output as before. In addition, a new test, shift\_test.s, implementing all the shift operations for DP/DT instructions that are implemented, is used to test the CPU. The description of this test is given below, Along with a line-by-line compiled instruction.

```

@ shift_test.s
@ test file for the shifter

.text

@ Data Processsing Shifts:
@ the following types of data processing shifts exist in ARM
@
@ - #<immediate>
@ - <Rm>
@ - <Rm>, LSL #<shift_imm>
@ - <Rm>, LSL <Rs>
@ - <Rm>, LSR #<shift_imm>
@ - <Rm>, LSR <Rs>
@ - <Rm>, ASR #<shift_imm>
@ - <Rm>, ASR <Rs>
@ - <Rm>, ROR #<shift_imm>
@ - <Rm>, ROR <Rs>
@ - <Rm>, RRX

```

```

0 => X"E3A01008",
1 => X"E3A02F8D",

2 => X"E3A0020C",
3 => X"E1A00202",
4 => X"E1A00112",
5 => X"E1A00222",
6 => X"E1A00132",
7 => X"E1A00242",
8 => X"E1A00152",
9 => X"E1A00262",
10 => X"E1A00172",

11 => X"E3A01038",

12 => X"E1A00112",
13 => X"E1A00132",
14 => X"E1A00152",
15 => X"E1A00172",

16 => X"E3E02AFF",
17 => X"E1A00442",
18 => X"E1A00152",

```

```

19 => X"E3A0102A",
20 => X"E3A02008",
21 => X"E3A00074",
22 => X"E5801004",
23 => X"E7801002",

```

```

@
@ most of these are self explanatory, and all have been implemented,
except for
@ RRX. For Data processing, encoding is in one of three ways:
@ 1. 32-bit immediate - an 8 bit constant rotated right by twice of a
@    four-bit constant. #<immed_8>, <rotate_amount>
@ 2. Immediate Shift - Rm shifted by an immediate constant
@ 3. Register Shift - Rm shifted by a register Rs

    mov r1, #8 @ we'll use this for register shifts
    mov r2, #0x234 @ shows immediate shift working, because 0x234
                    @ won't fit in 8 bits

    mov r0, #12, 4 @ r0 = 1100 >> 4 = 110000...00 (immediate)
    mov r0, r2, LSL #4 @ r0 = 0x2340
    mov r0, r2, LSL r1 @ r0 = 0x23400
    mov r0, r2, LSR #4 @ r0 = 0x23
    mov r0, r2, LSR r1 @ r0 = 0x2
    mov r0, r2, ASR #4 @ same as above
    mov r0, r2, ASR r1 @ same as above
    mov r0, r2, ROR #4 @ r0 = 0x40000023
    mov r0, r2, ROR r1 @ r0 = 0x34000002

@ edge cases: ASR for negatives, shifting out by a value greater than 32

    mov r1, #56

    mov r0, r2, LSL r1 @ r0 = 0
    mov r0, r2, LSR r1 @ r0 = 0
    mov r0, r2, ASR r1 @ r0 = 0
    mov r0, r2, ROR r1 @ r0 = 0x23400
                    @ (56 = -8 mod 32, so equiv. to LSL #8)

    mvn r2, #0x000FF000
    mov r0, r2, ASR #8 @ r0 = 0xFFFFF00F
    mov r0, r2, ASR r1 @ r0 = 0xFFFFFFFF

@ data transfer:
@ the following types of data transfer operators exist in ARM
@
@ 1. [<Rn>, #+/-<offset_12>]
@ 2. [<Rn>, +/-<Rm>]
@ 3. [<Rn>, +/-<Rm>, <shift> #<shift_imm>]
@ 4. [<Rn>, #+/-<offset_12>]!
@ 5. [<Rn>, +/-<Rm>]!
@ 6. [<Rn>, +/-<Rm>, <shift> #<shift_imm>]!
@ 7. [<Rn>], #+/-<offset_12>
@ 8. [<Rn>], +/-<Rm>
@ 9. [<Rn>], +/-<Rm>, <shift> #<shift_imm>
@
@ From these operations, only (1), (2), (3) have been implemented in
@ this version. We test these implementations below:

    mov r1, #42
    mov r2, #8
    mov r0, #116

    str r1, [r0, #4]

```



# Synthesis

## CPU

The CPU entity successfully synthesized using Mentor Precision on EDAPlayground. The logs are in cpu\_synth\_log.txt in logs. **Note that the CPU had only one IO pin, and that was synthesized. Mentor did not synthesize any of the other entities declared and port mapped inside the CPU (ALU, register file, program and data memory etc).**

```
# Info: *****
# Info: Device Utilization for 7A100TCSG324
# Info: *****
# Info: Resource                Used      Avail    Utilization
# Info: -----
# Info: I/Os                    1         210      0.48%
# Info: Global Buffers          0         32       0.00%
# Info: LUTs                    0        63400   0.00%
# Info: CLB Slices              0        15850   0.00%
# Info: Dffs or Latches         0        126800   0.00%
# Info: Block RAMs              0         135     0.00%
# Info: DSP48E1s                0         240     0.00%
# Info: -----
# Info: *****
# Info: Library: work    Cell: cpu    View: cpu_arch
# Info: *****
# Info: Number of ports :                1
# Info: Number of nets :                0
# Info: Number of instances :            0
# Info: Number of references to this view : 0
# Info: Total accumulated area :
# Info: Number of gates :                0
# Info: Number of accumulated instances : 0
# Info: *****
# Info: IO Register Mapping Report
# Info: *****
# Info: Design: work.cpu.cpu_arch
# Info: +-----+-----+-----+-----+-----+
# Info: | Port      | Direction | INFF   | OUTFF  | TRIFF  |
# Info: +-----+-----+-----+-----+-----+
# Info: | clock     | Input     |        |        |        |
# Info: +-----+-----+-----+-----+-----+
# Info: Total registers mapped: 0
```

## Shifter

The shifter was also separately designed, synthesized and tested.

```
# Info: *****
# Info: Device Utilization for 7A100TCSG324
# Info: *****
# Info: Resource                Used      Avail    Utilization
# Info: -----
# Info: I/Os                    76        210      36.19%
# Info: Global Buffers          0         32        0.00%
# Info: LUTs                    289       63400     0.46%
# Info: CLB Slices              59       15850     0.37%
# Info: Dffs or Latches         0       126800    0.00%
# Info: Block RAMs              0         135        0.00%
# Info: DSP48E1s                0         240        0.00%
# Info: -----
# Info: *****
# Info: Library: work    Cell: shifter    View: shifter_arc
# Info: *****
# Info: Number of ports :                      76
# Info: Number of nets :                      426
# Info: Number of instances :                  383
# Info: Number of references to this view :      0
# Info: Total accumulated area :
# Info: Number of LUTs :                      289
# Info: Number of Primitive LUTs :            307
# Info: Number of LUTs with LUTNM/HLUTNM :      36
# Info: Number of accumulated instances :      383
# Info: *****
# Info: IO Register Mapping Report
# Info: *****
# Info: Design: work.shifter.shifter_arc
# Info: +-----+-----+-----+-----+-----+
# Info: | Port          | Direction | INFF   | OUTFF  | TRIFF  |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(31) | Input    |        |        |        |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(30) | Input    |        |        |        |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(29) | Input    |        |        |        |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(28) | Input    |        |        |        |
# Info: +-----+-----+-----+-----+-----+
```

[illegible]

```

# Info: | shifter_in(6)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(5)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(4)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(3)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(2)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(1)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_in(0)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(31)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(30)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(29)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(28)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(27)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(26)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(25)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(24)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(23)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(22)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(21)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(20)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(19)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(18)     | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+

```



```

# Info: | shifter_out(17)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(16)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(15)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(14)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(13)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(12)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(11)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(10)      | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(9)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(8)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(7)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(6)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(5)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(4)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(3)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(2)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(1)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shifter_out(0)       | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | carry_in             | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | carry_out             | Output |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_type(1)         | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+

```

```

# Info: | shift_type(0)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(7)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(6)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(5)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(4)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(3)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(2)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(1)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: | shift_amt(0)      | Input  |          |          |          |
# Info: +-----+-----+-----+-----+-----+
# Info: Total registers mapped: 0
# Info: [12022]: Design has no timing constraint and no timing information.

```

The design to be implemented was as follows:

## STAGE 5



