MIPS/SPIM Reference Card

CORE INSTRUCTION SET (INCLUDING PSEUDO INSTRUCTIONS)

	MNE-	FOR-			OPCODE/
	MON-	MAT			FUNCT
NAME	IC		OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd]=R[rs]+R[rt]	(1)	0/20
Add Immediate	addi	I	R[rt]=R[rs]+SignExtImm	(1)(2)	8
Add Imm. Unsigned	addiu	I	R[rt]=R[rs]+SignExtImm	(2)	9
Add Unsigned	addu	R	R[rd]=R[rs]+R[rt]	(2)	0/21
Subtract	sub	R	R[rd]=R[rs]-R[rt]	(1)	0/22
Subtract Unsigned	subu	R	R[rd]=R[rs]-R[rt]		0/23
And	and	R	R[rd]=R[rs]&R[rt]		0/24
And Immediate	andi	I	R[rt]=R[rs]&ZeroExtImm	(3)	c
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$	(-)	0/27
Or	or	R	R[rd]=R[rs] R[rt]		0/25
Or Immediate	ori	I	R[rt]=R[rs] ZeroExtImm	(3)	d
Xor	xor	R	$R[rd]=R[rs]^2R[rt]$		0/26
Xor Immediate	xori	I	R[rt]=R[rs]^ZeroExtImm		e
Shift Left Logical	sll	R	$R[r]=R[r]$ ZeroExtimin $R[rd]=R[rs]\ll shamt$		0/00
Shift Right Logical	srl	R	$R[rd]=R[rs]\gg shamt$		0/02
Shift Right Arithmetic	sra	R	$R[rd]=R[rs]\gg shamt$		0/03
Shift Left Logical Var.	sllv	R	$R[rd]=R[rs]\ll R[rt]$		0/04
Shift Right Logical Var.	srlv	R	$R[rd]=R[rs]\gg R[rt]$		0/06
Shift Right Arithmetic Var.	srav	R	$R[rd]=R[rs]\gg R[rt]$ $R[rd]=R[rs]\gg R[rt]$		0/07
Set Less Than	slt	R	R[rd]=(R[rs] <r[rt])?1:0< td=""><td></td><td>0/07 0/2a</td></r[rt])?1:0<>		0/07 0/2a
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < R[rt]) : 1:0 $R[rt] = (R[rs] < SignExtImm) ? 1:0$	(2)	a
Set Less Than Imm. Unsign.	sltiu	I	R[t]=(R[t] < SignExtImm)?1:0 $R[rt]=(R[rs] < SignExtImm)$?1:0	(2)(6)	a b
Set Less Than Unsigned	sltu	R	R[rt] = (R[rs] < SignExtribit): 1.0 $R[rd] = (R[rs] < R[rt]): 1:0$	(6)	0/2b
Branch On Equal		I	if(R[rs] == R[rt]) PC = PC + 4 + BranchAddr	(4)	4
Branch On Not Equal	beq bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5
Branch Less Than	blt	P	if(R[rs] <r[rt]) pc="PC+4+BranchAddr</td"><td>(4)</td><td>3</td></r[rt])>	(4)	3
Branch Greater Than	bat	P	if(R[rs]>R[rt]) PC=PC+4+BranchAddr		
	ble	P			
Branch Less Than Or Equal	1	P	$if(R[rs] \le R[rt]) PC=PC+4+BranchAddr$ $if(R[rs] \ge R[rt]) PC=PC+4+BranchAddr$		
Branch Greater Than Or Equal	bge		if(R[rs]) = R[rt] PC=PC+4+BranchAddr	(5)	2
Jump]]	J	PC=JumpAddr	(5)	2
Jump And Link	jal	J	R[31]=PC+4;	(5)	2
I are Decision	1.		PC=JumpAddr		0.000
Jump Register	jr	R	PC=R[rs]		0/08
Jump And Link Register	jalr	R	R[31]=PC+4;		0/09
	1		PC=R[rs]		
Move	move	P	R[rd]=R[rs]		20
Load Byte	lb	I	R[rt]={24'b0, M[R[rs]+ZeroExtImm](7:0)}	(3)	20
Load Byte Unsigned	lbu	I	$R[rt]=\{24'b0, M[R[rs]+SignExtImm](7:0)\}$	(2)	24
Load Halfword	lh	I	$R[rt]=\{16'b0, M[R[rs]+ZeroExtImm](15:0)\}$	(3)	25
Load Halfword Unsigned	lhu	I	$R[rt]=\{16'b0, M[R[rs]+SignExtImm](15:0)\}$	(2)	25
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f
Load Word	lw	I	R[rt]=M[R[rs]+SignExtImm]	(2)	23
Load Immediate	li	P	R[rd]=immediate		
Load Address	la	P	R[rd]=immediate		
Store Byte	sb	I	M[R[rs]+SignExtImm] (7:0)=R[rt](7:0)	(2)	28
Store Halfword	sh	I	M[R[rs]+SignExtImm] (15:0)=R[rt](15:0)	(2)	29
Store Word	sw	I	M[R[rs]+SignExtImm]=R[rt]	(2)	2b

DECISTEDS

REGIS	TERS		
NAME	NMBR	USE	STORE?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and	No
		Expression Evaluation	
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes
\$f0-\$f31	0-31	Floating Point Registers	Yes

- (1) May cause overflow exception
- (2) SignExtImm = {16{immediate[15]},immediate }
- (3) $ZeroExtImm = \{16\{1b'0\}, immediate\}$
- (4) BranchAddr = {14{immediate[15]},immediate,2'b0}
- (4) JumpAddr = {PC[31:28], address, 2'b0 }
 (6) Operands considered unsigned numbers (vs. 2 s comp.)

BASIC INSTRUCTION FORMATS, FLOATING POINT INSTRUCTION FORMATS

R	³¹ opcode ²⁶ ²⁵	rs	21 20	rt	1615	rd	11110	shamt	65	funct	0
I	³¹ opcode ²⁶ ²⁵	rs	21 20	rt	1615		iı	nmediat	e		0
J	31 opcode 26 25				in	nmedia	ite				0
FR	31 opcode 26 25		21 20	ft	1615	fs	1110	fd	65	funct	0
FI	31 opcode 26 25	fmt	21 20	rt	1615		iı	nmediat	e		0

ARITHMETIC CORE INSTRUCTION SET

	MNE-	FOR-			OPCODE/	
	MON-	MAT				
NAME	IC		OPERATION (in Verilog)		FUNCT	
Divide	div	R	Lo=R[rs]/R[rt];			
			Hi=R[rs]%R[rt]			
Divide Unsigned	divu	R	Lo=R[rs]/R[rt];	(6)	0/-/-/1b	
			Hi=R[rs]%R[rt]			
Multiply	mult	R	${Hi,Lo}=R[rs]*R[rt]$		0/-/-/18	
Multiply Unsigned	multu	R	${Hi,Lo}=R[rs]*R[rt]$	(6)	0/-/-/19	
Branch On FP True	bc1t	FI	if(FPCond) PC=PC+4+BranchAddr	(4)	11/8/1/-	
Branch On FP False	bc1f	FR	if(!FPCond) PC=PC+4+BranchAddr	(4)	11/8/0/-	
FP Compare Single	c.x.s*	FR	FPCond=(F[fs] op F[ft])?1:0		11/10/–/y	
FP Compare Double	$c.x.d^*$	FR	FPCond=({F[fs],F[fs+1]} op {F[ft],F[ft+1]})?1:0		11/11/–/y	
			*(x is eq, 1t or 1e) (op is ==, $<$ or $<$ =) (y is 32, 3c or 3e)			
FP Add Single	add.s	FR	F[fd]=F[fs]+F[ft]		11/10/-/0	
FP Divide Single	div.s	FR	F[fd]=F[fs]/F[ft]		11/10/-/3	
FP Multiply Single	mul.s	FR	F[fd]=F[fs]*F[ft]		11/10/-/2	
FP Subtract Single	sub.s	FR	F[fd]=F[fs]-F[ft]		11/10/-/1	
FP Add Double	add.d	FR	${F[fd],F[fd+1]}={F[fs],F[fs+1]}+{F[ft],F[ft+1]}$		11/11/-/0	
FP Divide Double	div.d	FR	${F[fd],F[fd+1]}={F[fs],F[fs+1]}/{F[ft],F[ft+1]}$		11/11/-/3	
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]}={F[fs],F[fs+1]}*{F[ft],F[ft+1]}$		11/11/–/2	
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]}={F[fs],F[fs+1]}-{F[ft],F[ft+1]}$		11/11/-/1	
Move From Hi	mfhi	R	R[rd]=Hi		0/-/-/10	
Move From Lo	mflo	R	R[rd]=Lo		0/-/-/12	
Move From Control	mfc0	R	R[rd]=CR[rs]		16/0/-/0	
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm]	(2)	31/-/-/-	
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm];	(2)	35/-/-/-	
			F[rt+1]=M[R[rs]+SignExtImm+4]			
Store FP Single	swc1	I	M[R[rs]+SignExtImm]=F[rt]	(2)	39/-/-/-	
Store FP Double	sdc1	I	M[R[rs]+SignExtImm]=F[rt];	(2)	3d/-/-/-	
			M[R[rs]+SignExtImm+4]=F[rt+1]			

ASSEMBLER DIRECTIVES

subsequent items are stored in the data segment				
subsequent items are stored in the kernel data segment				
absequent items are stored in the kernel text segment				
subsequent items are stored in the text				
starting at $[addr]$ if specified				
tore string str in memory, but do not null-terminate it				
store string str in memory and null-terminate it				
store the n values in successive bytes of memory				
\ldots, d_n Store the n floating-point double precision numbers in successive memory locations				
store the n floating-point single precision numbers in successive memory locations				
Store the n 16-bit quantities in successive memory halfwords				
store the n 32-bit quantities in successive memory words				
Allocate n bytes of space in the current segment				
Declare that the datum stored at sym is $size$ bytes large and is a global label				
Declare that label sym is global and can be referenced from other files				
Nign the next datum on a 2^n byte boundary, until the next .data or .kdata directive				
ells SPIM to complain if subsequent instructions use \$at				
revents SPIM from complaining if subsequent instructions use \$at				
State				

SYSCALLS

SERVICE	\$v0	ARGS	RESULT
print_int	1	integer \$a0	
print_float	2	float \$f12	
print_double	3	double \$f12/\$f13	
print_string	4	string \$a0	
read_int	5		integer (in \$v0)
read_float	6		float (in \$f0)
read_double	7		double (in \$f0)
read_string	8	buf \$a0, buflen \$a1	
sbrk	9	amount \$a	address (in \$v0)
exit	10		

EXCEPTION CODES

Number	Name	Cause of Exception			
0	Int	Interrupt (hardware)			
4	AdEL	Address Error Exception (load or instruction			
		fetch)			
5	AdES	Address Error Exception (store)			
6	IBE	Bus Error on Instruction Fetch			
7	DBE	Bus Error on Load or Store			
8	Sys	Syscall Exception			
9	Bp	Breakpoint Exception			
10	RI	Reserved Instruction Exception			
11	CpU	Coprocessor Unimplemented			
12	Ov	Arithmetic Overflow Exception			
13	Tr	Trap			
15	FPE	Floating Point Exception			

[1] Patterson, David A; Hennessy, John J.: Computer Organization and Design, 3rd Edition. Morgan Kaufmann Publishers. San Francisco, 2005.