



### INTRODUCTION


In this project our aim is to simulate a traffic light controller at a T point. We are going to use Verilog to simulate this controller so that it can change the traffic light after a pre-defined time interval so that the traffic can be regulated.




STATE-1 STATE-2



STATE-3 STATE-4





## STATE DIAGRAM

#### STATE ASSIGNMENT:

- S1 = 000
- S2= 001
- · S3= 010
- · S4= 011
- S5 = 100
- · S6= 101

PRESENT STATE	INPUT	NEXT STATE	M1 RYG	M2 R Y G	MT R Y G	S R Y G
0 0 0	T(MG)' TMG	0 0 0 0 0 1	0 0 1	0 0 1	100	100
0 0 1	TY' TY	0 0 1 0 1 0	0 0 1	0 1 0	100	100
0 1 0	T(TG)' TTG	0 1 0 0 1 1	001	100	0 0 1	100
0 1 1	TY' TY	0 1 1 1 0 0	0 1 0	100	0 1 0	100
1 0 0	T(SG)' TSG	1 0 0 1 0 1	100	100	100	0 0 1
1 0 1	TY' TY	1 0 1 0 0 0	100	100	100	0 1 0

# STATE TABLE

# **VERILOG** CODE FOR **TRAFFIC** LIGHT CONTROLLER

```
1 'timescale lns / lps
   // Company:
   // Engineer:
      Create Date:
                       21:09:25 03/22/2021
      Design Name:
      Module Name:
                      DCSdraft 1
   // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
   // Dependencies:
16 // Revision:
17 // Revision 0.01 - File Created
  // Additional Comments:
    module DCSdraft 1(
        input clk,
        input rst,
        output reg [2:0] light Ml,
        output reg [2:0] light S,
        output reg [2:0] light MT,
        output reg [2:0] light M2
        parameter S1=0, S2=1, S3 =2, S4=3, S5=4, S6=5;
29
30
        reg [3:0]count;
        reg[2:0] ps;
        parameter sec7=7, sec5=5, sec2=2, sec3=3;
32
33
34
```


35		68	S3: if(count <sec5)< th=""></sec5)<>
36	always@(posedge clk or posedge rst)	69	begin
37	begin	70	ps<=S3;
38	if(rst==1)	71	count<=count+1;
39	begin	72	end
40	ps<=S1;	73	
41	count<=0;	74	else
42	end	75	begin
43	else	76	ps<=S4;
44		77	count<=0;
45		78	end
46	case (ps)	79	S4:if(count <sec2)< td=""></sec2)<>
47	S1: if(count <sec7)< td=""><td>80</td><td>begin</td></sec7)<>	80	begin
48	begin	81	ps<=S4;
49	ps<=S1;	82	count<=count+1;
50	count<=count+1;	83	end
51	end end	84	
52	else	85	else
53	begin	86	begin
54	ps<=S2;	87	ps<=S5;
55	count<=0;	88	count<=0;
	end	89	end
56		90	S5:if(count <sec3)< td=""></sec3)<>
57	S2: if(count <sec2)< td=""><td>91</td><td>begin</td></sec2)<>	91	begin
58	begin	92	ps<=S5;
59	ps<=S2;	93	count<=count+1;
60	count<=count+1;	94	end
61	end	95	
62		96	else
63	else	97	begin
64	begin	98	ps<=S6;
65	ps<=S3;	99	count<=0;
66	count<=0;	100	end
67	end	101	

102	S6:if(count <sec2)< th=""><th>136</th><th>S3:</th></sec2)<>	136	S3:
103	begin	137	begin
104	ps<=S6;	138	light M1<=3'b001;
105	count<=count+1;	139	light M2<=3'b100;
106	end		
107	-1	140	light_MT<=3'b001;
108	else	141	light_S<=3'bl00;
109	begin ps<=S1;	142	end
111	count<=0;	143	54:
112	end	144	begin
113	default: ps<=S1;	145	light M1<=3'b010;
114	endcase		light M2<=3'bl00;
115	end	146	
116		147	light_MT<=3'b010;
117	always@(ps)	148	light_S<=3'bl00;
118	begin	149	end
119		150	S5:
120	case (ps)	151	begin
121	2.7	152	light M1<=3'b100;
122	S1:	153	light M2<=3'bl00;
123	begin		
124	light_M1<=3'b001; light_M2<=3'b001;	154	light_MT<=3'bl00;
125 126	light MT<=3'b001;	155	light_S<=3'b001;
126	light S<=3'b100;	156	end
128	end	157	S6:
129	52:	158	begin
130	begin	159	light M1<=3'b100;
131	light M1<=3'b001;		light M2<=3'b100;
132	light_M2<=3'b010;	160	
133	light MT<=3'b100;	161	light_MT<=3'bl00;
134	light_S<=3'b100;	162	light_S<=3'b010;
135	end	163	end

```
default:
164
165
                         begin
                            light_M1<=3'b000;
166
                            light_M2<=3'b000;
167
                            light_MT<=3'b000;
168
                            light S<=3'b000;
169
170
                         end
                         endcase
171
172
                 end
173
174
     endmodule
175
176
```

```
timescale lns / lps
   // Company:
  // Engineer:
   // Create Date: 21:13:16 03/22/2021
   // Design Name: DCSdraft 1
   // Module Name: D:/Xilinx/DCSdraft/DCSdraft test.v
   // Project Name: DCSdraft
   // Target Device:
   // Tool versions:
   // Description:
   // Verilog Test Fixture created by ISE for module: DCSdraft 1
   // Dependencies:
   11
   // Revision:
   // Revision 0.01 - File Created
   // Additional Comments:
   24
25
   module DCSdraft test;
26
27
      // Inputs
28
     reg clk;
29
      reg rst;
31
      // Outputs
      wire [2:0] light M1;
      wire [2:0] light S;
34
      wire [2:0] light MT;
35
      wire [2:0] light M2;
36
      // Instantiate the Unit Under Test (UUT)
37
      DCSdraft 1 uut (
38
        .clk(clk),
39
40
        .rst(rst),
41
        .light Ml(light Ml),
        .light S(light S),
        .light MT (light MT),
43
        .light M2 (light M2)
45
47 initial
48 begin
49
       forever #(1000000000/2) clk=~clk;
51
  end
  //
        initial
        $stop://to add ps
53
56 initial
57 begin
      rst=0;
      #1000000000;
59
60
      rst=1;
      #1000000000;
      rst=0;
      #(1000000000*200);
63
      Sfinish;
65
66
   endmodule
```

# **TEST BENCH** CODE OF **TRAFFIC** LIGHT CONTROLLER



#### **SIMULATION RESULT**

# **THANK YOU**