



# **TRAFFIC LIGHT CONTROLLER USING VERILOG**


**PRESENTED BY:**

**AMAAN AHMAD (2K19/EE/031)**


**ANIRUDH SINGH (2K19/EE/042)**

# INTRODUCTION


In this project our aim is to simulate a traffic light controller at a T point. We are going to use Verilog to simulate this controller so that it can change the traffic light after a pre-defined time interval so that the traffic can be regulated.




STATE-1




STATE-2







STATE-3




STATE-4







STATE-5



STATE-6



# STATE DIAGRAM



## STATE ASSIGNMENT:

- S1 = 000
- S2 = 001
- S3 = 010
- S4 = 011
- S5 = 100
- S6 = 101

PRESENT STATE	INPUT	NEXT STATE	M1 R Y G	M2 R Y G	MT R Y G	S R Y G
0 0 0	T(MG)' TMG	0 0 0 0 0 1	0 0 1	0 0 1	1 0 0	1 0 0
0 0 1	TY' TY	0 0 1 0 1 0	0 0 1	0 1 0	1 0 0	1 0 0
0 1 0	T(TG)' TTG	0 1 0 0 1 1	0 0 1	1 0 0	0 0 1	1 0 0
0 1 1	TY' TY	0 1 1 1 0 0	0 1 0	1 0 0	0 1 0	1 0 0
1 0 0	T(SG)' TSG	1 0 0 1 0 1	1 0 0	1 0 0	1 0 0	0 0 1
1 0 1	TY' TY	1 0 1 0 0 0	1 0 0	1 0 0	1 0 0	0 1 0

STATE  
TABLE

# VERILOG CODE FOR TRAFFIC LIGHT CONTROLLER

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:    21:09:25 03/22/2021
7  // Design Name:
8  // Module Name:    DCSdraft_1
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21 module DCSdraft_1(
22     input clk,
23     input rst,
24     output reg [2:0] light_M1,
25     output reg [2:0] light_S,
26     output reg [2:0] light_MT,
27     output reg [2:0] light_M2
28 );
29     parameter S1=0, S2=1, S3 =2, S4=3, S5=4,S6=5;
30     reg [3:0]count;
31     reg[2:0] ps;
32     parameter  sec7=7,sec5=5,sec2=2,sec3=3;
33
34
```



```

35
36 always@(posedge clk or posedge rst)
37     begin
38         if(rst==1)
39             begin
40                 ps<=S1;
41                 count<=0;
42             end
43         else
44
45             case(ps)
46                 S1: if(count<sec7)
47                     begin
48                         ps<=S1;
49                         count<=count+1;
50                     end
51                 |
52                 else
53                     begin
54                         ps<=S2;
55                         count<=0;
56                     end
57                 S2: if(count<sec2)
58                     begin
59                         ps<=S2;
60                         count<=count+1;
61                     end
62
63                 else
64                     begin
65                         ps<=S3;
66                         count<=0;
67                     end

```

```

68
69     S3: if(count<sec5)
70         begin
71             ps<=S3;
72             count<=count+1;
73         end
74
75         else
76             begin
77                 ps<=S4;
78                 count<=0;
79             end
80     S4: if(count<sec2)
81         begin
82             ps<=S4;
83             count<=count+1;
84         end
85
86         else
87             begin
88                 ps<=S5;
89                 count<=0;
90             end
91     S5: if(count<sec3)
92         begin
93             ps<=S5;
94             count<=count+1;
95         end
96
97         else
98             begin
99                 ps<=S6;
100                 count<=0;
101             end

```

```

102         S6:if(count<sec2)
103             begin
104                 ps<=S6;
105                 count<=count+1;
106             end
107
108         else
109             begin
110                 ps<=S1;
111                 count<=0;
112             end
113         default: ps<=S1;
114     endcase
115 end
116
117 always@(ps)
118 begin
119
120     case (ps)
121
122         S1:
123             begin
124                 light_M1<=3'b001;
125                 light_M2<=3'b001;
126                 light_MT<=3'b100;
127                 light_S<=3'b100;
128             end
129         S2:
130             begin
131                 light_M1<=3'b001;
132                 light_M2<=3'b010;
133                 light_MT<=3'b100;
134                 light_S<=3'b100;
135             end

```

```

136
137         S3:
138             begin
139                 light_M1<=3'b001;
140                 light_M2<=3'b100;
141                 light_MT<=3'b001;
142                 light_S<=3'b100;
143             end
144         S4:
145             begin
146                 light_M1<=3'b010;
147                 light_M2<=3'b100;
148                 light_MT<=3'b010;
149                 light_S<=3'b100;
150             end
151         S5:
152             begin
153                 light_M1<=3'b100;
154                 light_M2<=3'b100;
155                 light_MT<=3'b100;
156                 light_S<=3'b001;
157             end
158         S6:
159             begin
160                 light_M1<=3'b100;
161                 light_M2<=3'b100;
162                 light_MT<=3'b100;
163                 light_S<=3'b010;

```


```
164         default:
165         begin
166             light_M1<=3'b000;
167             light_M2<=3'b000;
168             light_MT<=3'b000;
169             light_S<=3'b000;
170         end
171     endcase
172 end
173
174
175 endmodule
176
```

```

1 timescale 1ns / 1ps
2
3 //////////////////////////////////////
4 // Company:
5 // Engineer:
6 //
7 // Create Date:    21:13:16 03/22/2021
8 // Design Name:    DCSdraft_1
9 // Module Name:     D://Xilinx/DCSdraft/DCSdraft_test.v
10 // Project Name:    DCSdraft
11 // Target Device:
12 // Tool versions:
13 // Description:
14 //
15 // Verilog Test Fixture created by ISE for module: DCSdraft_1
16 //
17 // Dependencies:
18 //
19 // Revision:
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23 //////////////////////////////////////
24
25 module DCSdraft_test;
26
27     // Inputs
28     reg clk;
29     reg rst;
30
31     // Outputs
32     wire [2:0] light_M1;
33     wire [2:0] light_S;
34     wire [2:0] light_MT;
35     wire [2:0] light_M2;
36
37     // Instantiate the Unit Under Test (UUT)
38     DCSdraft_1 uut (
39         .clk(clk),
40         .rst(rst),
41         .light_M1(light_M1),
42         .light_S(light_S),
43         .light_MT(light_MT),
44         .light_M2(light_M2)
45     );
46
47     initial
48     begin
49         clk=1'b0;
50         forever #(1000000000/2) clk=~clk;
51     end
52     //      initial
53     //      $stop;//to add ps
54
55     initial
56     begin
57         rst=0;
58         #1000000000;
59         rst=1;
60         #1000000000;
61         rst=0;
62         #(1000000000*200);
63         $finish;
64     end
65
66 |
67
68 endmodule

```

# TEST BENCH CODE OF TRAFFIC LIGHT CONTROLLER



# SIMULATION RESULT

**THANK YOU**

---