ES 204: DIGITAL SYSTEMS TAKE HOME LAB ASSIGNMENT 5

OF A TINY PROCESSOR USING VERILOG



SUBMITTED BY:

ANIRUDH MITTAL (23110029) ANURAG SINGH (23110035)

TO:

PROF. JOYCEE MEKIE (INSTRUCTOR)

ARNAV (T.A.)

Question

Implementation of the Complete "Tiny" Processor Design, which runs one program. The following processor has a register file consisting of 16 registers, each of 8 bits. The processor can execute the following instructions. The instructions that need 2 operands will take one of the operands from the Register file and another from the accumulator. The result will be transferred to the Accumulator. There is an 8-bit extended (EXT) register used only during multiplication. This register stores the higher-order bits during multiplication and the quotient during division. The C/B register holds the carry and borrow during addition and subtraction, respectively.

- 1. Register bank is of 16 registers, each of 8 bits.
- 2. Accumulator, Program counter, etc., are different registers not connected with the bank
- 3. Branch and Return instructions update the Program counter with the address provided. (These two need not be used to make a code.)
- 4. The program is stored in memory, which you need to create in the design. Alternatively, you can give the instructions using a testbench.

The Instruction Set Table was given in the PDF.

HELPER CODES FOR ALU UNIT

Full Adder Module:

```
module full_adder(
  input A,
  input B,
  input Cin,
  output SUM,
  output Cout
);
  assign SUM = A ^ B ^ Cin;
  assign Cout = (A & B) | (B & Cin) | (Cin & A);
endmodule
```

Adder Module Combined:

```
module adder(
    input [7:0] A,
    input [7:0] B,
    output [7:0] SUM,
    output CARRY
);
    wire [7:0] carry;

full_adder FA0 (A[0], B[0], 1'b0, SUM[0], carry[0]);
    full_adder FA1 (A[1], B[1], carry[0], SUM[1], carry[1]);
    full_adder FA2 (A[2], B[2], carry[1], SUM[2], carry[2]);
    full_adder FA3 (A[3], B[3], carry[2], SUM[3], carry[3]);
    full_adder FA4 (A[4], B[4], carry[3], SUM[4], carry[4]);
    full_adder FA5 (A[5], B[5], carry[4], SUM[5], carry[6]);
    full_adder FA6 (A[6], B[6], carry[5], SUM[6], carry[6]);
```

```
full_adder FA7 (A[7], B[7], carry[6], SUM[7], carry[7]);
  assign CARRY = carry[7];
endmodule
Subtractor Module:
module subtractor(
  input [7:0] A,
  input [7:0] B,
  output [7:0] DIFF,
  output BORROW
);
  wire [7:0] B_complement;
  wire [7:0] temp sum;
  wire carry;
  // Take 2's complement of B \Rightarrow \sim B + 1
  assign B complement = \simB;
  // Use the same adder to compute A + (\sim B + 1)
  adder ADDER(.A(A), .B(B complement + 1'b1), .SUM(DIFF), .CARRY(carry));
  assign BORROW = ~carry; // If carry is not generated, it was a borrow
endmodule
Shifter Module:
module shifter(D, clk, Q, mode);
  parameter n = 8;
  input [n-1:0] D;
  input clk;
  input [3:0] mode;
  output reg [n-1:0] Q;
  integer k;
  // Mode parameters
                            = 4'b0010;
  parameter logical right
  parameter arithematic right = 4'b0101;
  parameter circular left
                           = 4'b0100;
  parameter circular right = 4'b0011;
  parameter logical left
                           = 4'b0001;
  always @(posedge clk)
  begin
     case (mode)
       logical right:
       begin
```

```
for (k = 0; k < n-1; k = k + 1)
            Q[k] \le Q[k+1];
         Q[n-1] \le 1'b0; // fill MSB with 0
       end
       arithematic_right:
       begin
         for (k = 0; k < n-1; k = k + 1)
            Q[k] \le Q[k+1];
         Q[n-1] \le Q[n-1]; // preserve MSB
       end
       circular left:
       begin
         for (k = n-1; k > 0; k = k - 1)
            Q[k] \le Q[k-1];
         Q[0] \le Q[n-1]; // wrap MSB to LSB
       end
       circular right:
       begin
         for (k = 0; k < n-1; k = k + 1)
            Q[k] \le Q[k+1];
         Q[n-1] \le Q[0]; // wrap LSB to MSB
       end
       logical left:
       begin
         for (k = n-1; k > 0; k = k - 1)
            Q[k] \le Q[k-1];
          Q[0] \le 1'b0; // \text{ fill LSB with } 0
       end
       default:
          Q <= D; // load new data if mode is unknown
     endcase
  end
endmodule
Comparator Module:
module comparator(
A, B, out
  );
input [7:0] A, B;
output out;
wire [7:0] X;
assign X = A^B;
```

```
assign out = (A \ge B)? 1'b1: 1'b0;
endmodule
Multiplier Module:
module multiplier (
  input [7:0] A, // Multiplicand
  input [7:0] B, // Multiplier
  output [15:0] P // Product
);
  // Generate partial products pp[i][j] = A[j] AND B[i]
  wire [7:0] pp [7:0];
  genvar i, j;
  generate
     for (i = 0; i < 8; i = i + 1) begin : gen pp rows
       for (j = 0; j < 8; j = j + 1) begin : gen pp bits
          assign pp[i][j] = A[j] \& B[i];
       end
     end
  endgenerate
  // Shift partial products to align
  wire [15:0] pp sh [7:0];
  genvar k;
  generate
     for (k = 0; k < 8; k = k + 1) begin: gen shift
       assign pp sh[k] = \{\{8\{1'b0\}\}, pp[k]\} << k;
     end
  endgenerate
  // Iteratively add shifted partial products using 8-bit adder module
  wire [15:0] sum arr [7:0];
  wire carry lo [7:0];
  wire carry hi [7:0];
  assign sum arr[0] = pp sh[0];
  generate
     for (k = 1; k < 8; k = k + 1) begin : gen add
       // Lower 8 bits addition
       adder add lo (
          .A(sum arr[k-1][7:0]),
          .B(pp sh[k][7:0]),
          .SUM(sum arr[k][7:0]),
          .CARRY(carry lo[k])
       );
       // Upper 8 bits addition with carry
       adder add_hi (
```

```
.A(sum arr[k-1][15:8]),
         .B(pp sh[k][15:8]),
         .SUM(sum_arr[k][15:8]),
         .CARRY(carry hi[k])
       );
    end
  endgenerate
  // Final product is sum arr[7]
  assign P = sum arr[7];
endmodule
Increment Module [uses adder]:
module adder(
  input [7:0] A,
  input [7:0] B,
  output [7:0] SUM,
  output CARRY
);
  wire [7:0] carry;
  full adder FA0 (A[0], B[0], 1'b0, SUM[0], carry[0]);
  full adder FA1 (A[1], B[1], carry[0], SUM[1], carry[1]);
  full_adder FA2 (A[2], B[2], carry[1], SUM[2], carry[2]);
  full adder FA3 (A[3], B[3], carry[2], SUM[3], carry[3]);
  full adder FA4 (A[4], B[4], carry[3], SUM[4], carry[4]);
  full adder FA5 (A[5], B[5], carry[4], SUM[5], carry[5]);
  full adder FA6 (A[6], B[6], carry[5], SUM[6], carry[6]);
  full adder FA7 (A[7], B[7], carry[6], SUM[7], carry[7]);
  assign CARRY = carry[7];
endmodule
Decrement Module [uses subtractor]:
module subtractor(
  input [7:0] A,
  input [7:0] B,
  output [7:0] DIFF,
  output BORROW
);
  wire [7:0] B complement;
  wire [7:0] temp sum;
  wire carry;
  assign B complement = \simB;
  adder ADDER(.A(A), .B(B complement + 1'b1), .SUM(DIFF), .CARRY(carry));
```

```
assign BORROW = ~carry; endmodule
```

SEPARATE MODULE CODES

Memory Module:

```
module memory(data_in, clk, data_out, address, write);

input [7:0]data_in; // writing 8-bit data input to the memory
input write; // enable signal
// enables 1 for writing to memory and 0 for read only

input clk;
input [3:0]address; // 4-bit address
output [7:0]data_out;
reg [7:0] memo [0:15];

assign data_out = memo[address]; // The value written at that address is extracted from the memory always@(posedge clk)
begin
if (write) // enabling the write logic
memo[address] = data_in;
end
endmodule
```

Instruction Memory Module:

```
module instruction memory(
  input [3:0] address,
                      // 4-bit address from PC
  output reg [7:0] instruct // 8-bit instruction output extracting from memory
);
  // writing the 16 bytes (each 8 bits) of the instruction memory, which
 // stores 16 sets of instructions where each instruction is an 8-bit value
  reg [7:0] memory [0:15];
  // Initializing memory with all set of instructions
  initial begin
    memory[0] = 8'b0000 0000; // NOP No operation
    memory[1] = 8'b0001 0001; // ADD R1 Add value in register R1 to accumulator
    memory[2] = 8'b0010 0010; // SUB R2 Subtract value in R2 from accumulator
    memory[3] = 8'b0011 0011; // MUL R3 Multiply accumulator with value in R3
    memory[4] = 8'b0101 0100; // AND R4 Bitwise AND with R4
    memory[5] = 8'b0110 0101; // XRA R5 Bitwise XOR with R5
```

```
memory[6] = 8'b0111 0110; // CMP R6 Compare accumulator with R6
    memory[7] = 8'b0000 0001; // LSL ACC Logical shift left accumulator
    memory[8] = 8'b0000_0010; // LSR ACC Logical shift right accumulator
    memory[9] = 8'b0000 0011; // CIR ACC Circular right shift accumulator
    memory[10] = 8'b0000 0100; // CIL ACC Circular left shift accumulator
    memory[11] = 8'b0000_0101; // ASR ACC Arithmetic shift right accumulator
    memory[12] = 8'b0000 0110; // INC ACC Increment accumulator
    memory[13] = 8'b0000 0111; // DEC ACC Decrement accumulator
    memory[14] = 8'b1000 0010; // Br 12 Branch to address 2
    memory[15] = 8'b1111 1111; // HLT Halt the processor
  end
  // Output instruction at the given address
  always @(*) begin
    instruct = memory[address];
  end
endmodule
Arithmetic Logic Unit Module:
module ALU(opcode, acc, data reg, clk, acc out, ext, cb);
input [7:0] opcode; // 8-bit operation code
input [7:0] acc, data reg;
input clk;
output reg [7:0] acc out, ext; // defining accumulator output and extended result of multiplier
output reg cb; // defining borrow carry
// Intermediate wires to hold outputs of operations
wire [7:0] add res, sub res, and res, xra res, shift res, mul_lower, mul_upper, inc_res, dec_res;
wire add c, sub b, comp, inc c, dec b;
// Instantiating Operation modules as defined earlier
adder ADD(acc, data reg, add res, add c); // Performs accumulator + data reg
subtractor SUB(acc, data reg, sub res, sub b); // Performs accumulator - data reg
assign and res = acc & data reg; // Bitwise AND
assign xra res = acc ^ data reg; // Bitwise XOR
shifter SHIFT(acc, clk, shift res, opcode[3:0]); // Shift operation
comparator COMP(acc, data reg, comp); // Comparison
multiplier MUL(acc, data reg, {mul upper, mul lower}); // Multiplies accumulator * data reg
adder inc(acc, 1, inc res, inc c); // Increments accumulator by 1
subtractor dec(acc, 1, dec res, dec b); // Decrements accumulator by 1
```

always @(*)

begin

```
// Default values
  acc out = 8'b0;
  ext = 8'b0;
  cb = 1'b0;
// Choosing operation based on the opcode
  casez (opcode)
     8'b0001 ????:
     begin
       acc out = add res; // ADD
       cb = add c; // Set carry flag
     end
     8'b0010 ????:
     begin
       acc out = sub res; // SUB
       cb = sub_b; // Set borrow flag
     end
     8'b0011_????: // MUL
     begin
       acc out = mul lower; // Lower 8 bits of result
       ext = mul_upper; // Upper 8 bits of result
     end
   // Shift instructions
     8'b0000 0001:
     begin
       acc out = shift res; // Left shift
     end
     8'b0000 0010:
     begin
       acc out = shift res; // Right shift
     end
     8'b0000_0011:
     begin
       acc out = shift res; // Circular Right
     end
     8'b0000 0100:
     begin
       acc_out = shift_res; // Circular Left
     end
     8'b0000 0101:
     begin
       acc out = shift res; // Arithmetic Right Shift
     end
     8'b0101 ????:
     begin
       acc_out = and_res; // AND
     end
     8'b0110 ????:
     begin
       acc_out = xra_res; // XOR
```

```
end
     8'b0111_????:
     begin
       acc out = comp; // COMPARE
     8'b0000_0110:
     begin
       acc out = inc res; // Increment
       cb = inc c; // Carry from increment
     8'b0000 0111: // Decrement
     begin
       acc out = dec res;
       cb = dec b; // Borrow from decrement
     end
     default:
     begin
       acc out = acc;
     end
  endcase
end
endmodule
Main Processor Module
module Processor(input clk, input rst);
  // defining wires for different units
  wire [3:0] pc; // program counter output
  wire [7:0] opcode; // operational code instruction taken from memory
// last 4-bit address taken from the opcode to fetch the register from the register bank
// as opcode is YYYY XXXX format where YYYY is instruction and XXXX is register address
  wire [3:0] add = opcode[3:0];
  wire [7:0] data reg; // data from register file
  wire [3:0] pc next = pc + 1; // updating the value of program counter
  reg pc 1; // enabling PC load
  reg [3:0] pc in; // Program counter input value
  program counter prct(
     .clk(clk),
     .rst(rst),
     .load(pc 1),
     .pc in(pc in),
     .pc_out(pc)
  );
```

```
// Calling Instruction Memory
 // Extracting the instruction from the memory using the PC address
  instruction memory inst mem(
     .address(pc),
     .instruct(opcode)
  );
  // Register File
  reg [7:0] data in; // Data value
  reg write; // Signal to control the writing of data
  memory reg file(
     .data in(data in),
     .data out(data reg),
     .address(add),
     .write(write)
  );
  // Calling Internal Registers
  reg [7:0] acc; // Accumulator register
  reg [7:0] ext; // External Register
  reg cb; // Borrow Carry Register
  reg acc ld, ext ld, cb ld; // Control signal for internal signals
  // ALU outputs
  wire [7:0] alu acc out; // Output which will be stored in accumulator
  wire [7:0] alu ext out; // Output which will be stored in accumulator
  wire alu cb out; // Output which will be stored in the accumulator
  ALU alu(.opcode(opcode), .acc(acc), .data reg(data reg), .clk(clk), .acc out(alu acc out),
.ext(alu ext out), .cb(alu cb out));
  reg [7:0] acc next value; // Accumulator value to be taken in next clock cycle
  // Combinational control logic
  always @(*) begin
     // Default values
     acc 1d = 0;
     ext 1d = 0;
     cb ld = 0;
     write = 0;
     data in = 8'h00;
     pc 1 = 1;
     pc in = pc next;
     acc next value = alu acc out;
     // Decoding Instructions
     casez (opcode)
       // NOP
       8'b0000 00000:;
       // ADD
```

```
8'b0001 ????: begin acc ld=1; cb ld=1; end
       // SUB
       8'b0010 ????: begin acc ld=1; cb ld=1; end
       // MUL
       8'b0011 ????: begin acc ld=1; ext ld=1; end
       // ASR
       8'b0000 0001,
       8'b0000 0010,
       8'b0000 0011,
       8'b0000 0100,
       8'b0000 0101: begin acc 1d=1; end
       // XOR
       8'b0110 ????: begin acc ld=1; end
       // Comparator
       8'b0111 ????: begin cb ld=1; end
       // Increment
       8'b0000 0110: begin acc ld=1; cb ld=1; end
       // Decrement
       8'b0000 0111: begin acc ld=1; cb ld=1; end
       // AND
       8'b0101 ????: begin acc ld=1; end
       // Performing Conditional Branching, i.e. branch if carry-borrow is set.
       8'b1000_????:
       if (cb)
begin
pc l=1;
pc in=add;
end
       // Loading data from Register to Accumulator
       8'b1001 ????:
       begin
               acc 1d=1;
               acc next value = data reg; // Source for ACC is data reg, not ALU output
    // Storing the accumulator value to register
       8'b1010 ????:
          begin
write=1;
data in=acc;
   end
       8'b1011 ????:
              begin
pc l=1;
pc in=add;
end
                  // RET (Assuming RET is like JMP)
       8'b1111 1111: begin
         pc 1 = 0; // Disabling PC update
       end
```

```
default: ; // Treat unrecognized opcodes as NOPs
    endcase
  end
  always @(posedge clk or posedge rst) begin
    if (rst) begin
       acc \le 8'b0;
       ext \le 8'b0;
       cb \le 1'b0;
    end else begin
       // Loading ACC from the selected source
       if (acc ld) acc <= acc next value;
       if (ext ld) ext <= alu ext out;
       if (cb ld) cb <= alu cb out;
       // Register file write happens inside the memory module, triggered by 'write' signal only.
    end
  end
endmodule
```

SEPARATE TESTBENCH CODES TO CHECK MODULES

Testbench of ALU:

```
module ALU tb();
reg [7:0] opcode;
reg [7:0] acc;
reg [7:0] data reg;
reg clk;
wire [7:0] acc out;
wire [7:0] ext;
wire cb;
// Instantiating the ALU
ALU uut (
  .opcode(opcode),
  .acc(acc),
  .data reg(data reg),
  .clk(clk),
  .acc_out(acc_out),
  .ext(ext),
  .cb(cb)
);
initial begin
clk = 0;
forever #10 clk=~clk;
end
```

```
initial begin
  // ADD
  acc = 8'd10; data reg = 8'd15; opcode = 8'b0001 0000; #10;
  acc = 8'd30; data reg = 8'd12; opcode = 8'b0010 0000; #10;
  acc = 8'd7; data reg = 8'd6; opcode = 8'b0011 0000; #10;
  acc = 8'b11001100; data reg = 8'b10101010; opcode = 8'b0101 0000; #10;
  acc = 8'b11001100; data reg = 8'b10101010; opcode = 8'b0110 0000; #10;
  // Comparator
  acc = 8'd50; data reg = 8'd100; opcode = 8'b0111 0000; #10;
  acc = 8'd200; data reg = 8'd0; opcode = 8'b0000 0110; #10;
  // DEC
  acc = 8'd100; data reg = 8'd0; opcode = 8'b0000 0111; #10;
  acc = 8'b00001111; data reg = 8'b0; opcode = 8'b0000 0001; #10;
  // LSR
  acc = 8'b11110000; data reg = 8'b0; opcode = 8'b0000 0010;
end
endmodule
Testbench of Instruction Memory:
module instruction memory tb();
reg [3:0] address;
wire [7:0] instruction;
// Instantiate the Instruction Memory
instruction memory uut (.address(address), .instruct(instruction));
initial begin
  address = 4'd0; #10;
  address = 4'd1; #10;
```

```
address = 4'd2; #10;
address = 4'd3; #10;
address = 4'd4; #10;
address = 4'd5; #10;
address = 4'd6; #10;
address = 4'd15;
end
endmodule
```

Testbench of Memory(Registers):

```
module memory tb();
reg [7:0]data in;
reg write, clk;
reg [3:0]address;
wire [7:0]data out;
memory uut( .data in(data in) , .data out(data out) , .write(write), .clk(clk) , .address(address));
initial begin
clk = 0;
forever #5
clk = \sim clk;
end
initial begin
data in = 8'd11; write = 0; address = 4'd9; #10;
data in = 8'd19; write = 1; address = 4'd9; #10;
data in = 8'd29; write = 0; address = 4'd9; #10;
data_in = 8'd01; write = 1; address = 4'd9; #10;
data in = 8'd29; write = 1; address = 4'd9; #10;
data in = 8'd9; write = 0; address = 4'd9;
end
endmodule
```

PROCESSOR TESTBENCH CODES

Since in one test bench only 16 instructions can run, the other instructions are shown in the follow-up test bench [2].

TestBench to Show all the Instructions Running [1]

```
module Processor_tb2();
reg clk;
```

```
reg rst;
Processor uut(
  .clk(clk),
  .rst(rst)
);
initial begin
  clk = 0;
  forever #5 clk = \simclk;
end
initial begin
  uut.reg file.memo[0] = 8'd1;
                                   // R0 = 1 (Decimal)
  uut.reg file.memo[1] = 8'd5;
                                   // R1 = 5 (Decimal)
  uut.reg file.memo[2] = 8'd10;
                                   // R2 = 10 (Decimal)
  uut.reg file.memo[3] = 8'd3;
                                   // R3 = 3 (Decimal)
  uut.reg file.memo[4] = 8'd200;
                                    // R4 = 2 (Decimal)
  uut.reg file.memo[5] = 8'd19;
                                   // R5 = 19 (Decimal)
  uut.reg file.memo[6] = 8'd10;
                                    // R6 = 10 (Decimal)
  uut.reg file.memo[7] = 8'b10101010; // R7 = 170 (Decimal) or AA (Hex)
  uut.reg file.memo[8] = 8'b01010101; // R8 = 85 (Decimal) or 55 (Hex)
  uut.reg file.memo[9] = 8'd10;
                                    // R9 = 0
  uut.reg file.memo[10] = 8'd04;
                                     // R10 = 0
  uut.reg file.memo[11] = 8'd20;
                                     // R11 = 0
  uut.reg file.memo[12] = 8'd40;
                                     // R12 = 0
  uut.reg file.memo[13] = 8'd26;
                                     // R13 = 0
  uut.reg file.memo[14] = 8'd19;
                                     // R14 = 0
  uut.reg file.memo[15] = 8'd16;
                                     // R15 = 0
end
// Instruction Memory Initialization
initial begin
  uut.inst mem.memory[0] = 8'b0000 0000;
  uut.inst mem.memory[1] = 8'b0001_0001;
  uut.inst mem.memory[2] = 8'b0010 0010;
  uut.inst mem.memory[3] = 8'b0011 0011;
  uut.inst mem.memory[4] = 8'b0101 0100;
  uut.inst mem.memory[5] = 8'b0110_0101;
  uut.inst mem.memory[6] = 8'b0111 0110;
  uut.inst mem.memory[7] = 8'b0000 0001;
  uut.inst mem.memory[8] = 8'b0000 0010;
  uut.inst mem.memory[9] = 8'b0000 0011;
  uut.inst mem.memory[10] = 8'b0000 0100;
  uut.inst mem.memory[11] = 8'b0000 0101;
  uut.inst mem.memory[12] = 8'b0000 0110;
```

```
uut.inst mem.memory[13] = 8'b0000 0111;
  uut.inst mem.memory[14] = 8'b1000 0010;
  uut.inst mem.memory[15] = 8'b1111 1111;
end
initial begin
  rst = 1;
  #10:
  rst = 0;
  #1000;
end
endmodule
TestBench to Show all the Instructions Running [2]
module Processor tb3();
reg clk;
reg rst;
Processor uut(
  .clk(clk),
  .rst(rst)
);
initial begin
  clk = 0;
  forever #5 clk = \simclk;
end
initial begin
  uut.reg file.memo[0] = 8'd1;
                                   // R0 = 1 (Decimal)
  uut.reg file.memo[1] = 8'd5;
                                   // R1 = 5 (Decimal)
  uut.reg file.memo[2] = 8'd10;
                                    // R2 = 10 (Decimal)
  uut.reg file.memo[3] = 8'd3;
                                   // R3 = 3 (Decimal)
  uut.reg file.memo[4] = 8'd200;
                                     // R4 = 2 (Decimal)
  uut.reg file.memo[5] = 8'd19;
                                    // R5 = 19 (Decimal)
  uut.reg_file.memo[6] = 8'd10;
                                    // R6 = 10 (Decimal)
  uut.reg file.memo[7] = 8'b10101010; // R7 = 170 (Decimal) or AA (Hex)
  uut.reg file.memo[8] = 8'b01010101; // R8 = 85 (Decimal) or 55 (Hex)
  uut.reg file.memo[9] = 8'd10;
                                     // R9 = 0
  uut.reg file.memo[10] = 8'd04;
                                     // R10 = 0
  uut.reg file.memo[11] = 8'd20;
                                     // R11 = 0
  uut.reg file.memo[12] = 8'd40;
                                     // R12 = 0
  uut.reg file.memo[13] = 8'd26;
                                     // R13 = 0
  uut.reg file.memo[14] = 8'd19;
                                     // R14 = 0
  uut.reg file.memo[15] = 8'd16;
                                     // R15 = 0
```

```
end
// Instruction Memory Initialization
initial begin
  uut.inst mem.memory[0] = 8'b0000 0000;
  uut.inst mem.memory[1] = 8'b0001 0001;
  uut.inst mem.memory[2] = 8'b0010 0010;
  uut.inst mem.memory[3] = 8'b0011 0011;
  uut.inst mem.memory[4] = 8'b1010 0101;
  uut.inst mem.memory[5] = 8'b1011 \ 0110;
  uut.inst mem.memory[6] = 8'b1000 0010;
  uut.inst mem.memory[7] = 8'b0000 0001;
  uut.inst mem.memory[8] = 8'b0000 0010;
  uut.inst_mem.memory[9] = 8'b0000_0011;
  uut.inst mem.memory[10] = 8'b0000 0100;
  uut.inst mem.memory[11] = 8'b0000 0101;
  uut.inst mem.memory[12] = 8'b0000 0110;
  uut.inst mem.memory[13] = 8'b0000 0111;
  uut.inst mem.memory[14] = 8'b1000 0010;
  uut.inst mem.memory[15] = 8'b1111 1111;
end
initial begin
  rst = 1;
  #10;
  rst = 0;
  #1000;
end
endmodule
TestBench to Show Specific Program:
module Processor tb();
reg clk;
reg rst;
```

```
module Processor_tb();
reg clk;
reg rst;


Processor uut(
    .clk(clk),
    .rst(rst)
);

initial begin
    clk = 0;
    forever #5 clk = ~clk;
end
```


```
initial begin
uut.reg file.memo[0] = 8'd1;
                                 // R0 = 1 (Decimal)
  uut.reg file.memo[1] = 8'd5;
                                   // R1 = 5 (Decimal)
  uut.reg file.memo[2] = 8'd10;
                                    // R2 = 10 (Decimal)
  uut.reg file.memo[3] = 8'd3;
                                   // R3 = 3 (Decimal)
  uut.reg file.memo[4] = 8'd200;
                                     // R4 = 2 (Decimal)
  uut.reg file.memo[5] = 8'd19;
                                    // R5 = 19 (Decimal)
  uut.reg file.memo[6] = 8'd10;
                                    // R6 = 10 (Decimal)
  uut.reg file.memo[7] = 8'b10101010; // R7 = 170 (Decimal) or AA (Hex)
  uut.reg file.memo[8] = 8'b01010101; // R8 = 85 (Decimal) or 55 (Hex)
  uut.reg file.memo[9] = 8'd10;
                                    // R9 = 0
  uut.reg file.memo[10] = 8'd04;
                                     // R10 = 0
  uut.reg file.memo[11] = 8'd20;
                                     // R11 = 0
  uut.reg_file.memo[12] = 8'd40;
                                     // R12 = 0
  uut.reg file.memo[13] = 8'd26;
                                     // R13 = 0
  uut.reg file.memo[14] = 8'd19;
                                     // R14 = 0
  uut.reg file.memo[15] = 8'd16;
                                     // R15 = 0
end
// Instruction Memory Initialization
initial begin
  uut.inst mem.memory[0] = 8'b1001 0001; // ADD R1
                                                           \rightarrow ACC = ACC + R1
  uut.inst mem.memory[1] = 8'b0001 0010; // SUB R2
                                                           \rightarrow ACC = ACC - R2
  uut.inst mem.memory[2] = 8'b0010 0011; // MOV ACC, R3 -> ACC = R3
  uut.inst mem.memory[3] = 8'b0011 0100; // MOV R4, ACC \rightarrow R4 = ACC
  uut.inst_mem.memory[4] = 8'b1000 0011; // XRA R5
                                                           \rightarrow ACC ^= R5
  uut.inst mem.memory[5] = 8'b1111 1111; // BR R9
                                                         \rightarrow if CB = 1, jump to R9
  uut.inst mem.memory[6] = 8'b0000 0000; // HLT
                                                         -> Stop execution
  uut.inst mem.memory[7] = 8'b0000 0000;
  uut.inst mem.memory[8] = 8'b0000 0000;
  uut.inst mem.memory[9] = 8'b0000 0000;
  uut.inst mem.memory[10] = 8'b0000 0000;
  uut.inst mem.memory[11] = 8'b0000 0000;
  uut.inst mem.memory[12] = 8'b0000 0000;
  uut.inst mem.memory[13] = 8'b0000 0000;
  uut.inst mem.memory[14] = 8'b0000 0000;
  uut.inst mem.memory[15] = 8'b0000 0000;
end
initial begin
  rst = 1;
  #10;
  rst = 0;
  #1000;
end
endmodule
```

SIMULATION RESULTS


Memory (Register) Testbench




Instruction Memory Testbench




ALU Testbench




Main Testbench Showing All Instructions







Simulation for Specific Program



BLOCK DIAGRAM



SCHEMATIC OF THE PROCESSOR



Zoomed in views

