

 $op_5.\overline{op_4}.\overline{op_3}.\overline{op_2}.\overline{op_1}$

 $op_5.\overline{op_4}.\overline{op_3}.\overline{op_2}.op_1$

 $op_5.\overline{op_4}.op_3.\overline{op_2}.\overline{op_1}$

 $op_5.\overline{op_4}.\overline{op_3}.op_2.op_1$

 $op_5.\overline{op_4}.\overline{op_3}.op_2.op_1$

 $\sim (op_5 + \overline{op_5}.op_3.op_1.(op_4 + \overline{op_2})) +$

 $op_5.\overline{op_4}.(\overline{op_3}.op_2 + op_3.\overline{op_2}.\overline{op_1})$

1

2

5

6

7

9

isBeq

isBgt

isRet

isWb

isCall

is Immediate

isUbranch

SimpleRisc: a simple, generic, complete and concise ISA that captures most of the features of full scale assembly languages. It has:

opcode

16 registers numbered r0 r15. first 14 registers are general purpose registers.

r14 is known as the stack pointer register (sp).

r15 is known as the return address register (ra).

Instruction	Code	Instruction	Code	Instruction	Code
add	00000	not	01000	beq	10000
sub	00001	mov	01001	bgt	10001
mul	00010	lsl	01010	b	10010
div	00011	lsr	01011	call	10011
mod	00100	asr	01100	ret	10100
cmp	00101	nop	01101		
and	00110	ld	01110		
or	00111	st	01111		

Format	Definition				
branch	op (28-32) offset (1-27)				
register	$op (28-32) \mid I (27) \mid rd (23-26) \mid rs1 (19-22) \mid rs2 (15-18)$				
immediate	op (28-32) I (27) rd (23-26) rs1 (19-22) imm (1-18)				
$op \rightarrow \text{opcode}, offset \rightarrow \text{branch offset}, I \rightarrow \text{immediate bit}, rd \rightarrow \text{destination register}$					
$rs1 \rightarrow \text{source register } 1, rs2 \rightarrow \text{source register } 2, imm \rightarrow \text{immediate operand}$					

 $\overline{op_5}.op_4.op_3.op_2$

Instruction

call

ret

beq

non-branch instruction

		aluSignals
10	isAdd	$\overline{op_5}.\overline{op_4}.\overline{op_3}.\overline{op_2}.\overline{op_1}+$
11	isSub	$\overline{op_5}.\overline{op_4}.\overline{op_3}.\overline{op_2}.op_1$
12	isCmp	$\overline{op_5}.\overline{op_4}.op_3.\overline{op_2}.op_1$
13	isMul	$\overline{op_5}.\overline{op_4}.\overline{op_3}.op_2.\overline{op_1}$
14	isDiv	$\overline{op_5}.\overline{op_4}.\overline{op_3}.op_2.op_1$
15	isMod	$\overline{op_5}.\overline{op_4}.op_3.\overline{op_2}.\overline{op_1}$
16	isLsl	$\overline{op_5}.op_4.\overline{op_3}.op_2.\overline{op_1}$
17	isLsr	$\overline{op_5}.op_4.\overline{op_3}.op_2.op_1$
18	isAsr	$\overline{op_5}.op_4.op_3.\overline{op_2}.\overline{op_1}$
19	isOr	$\overline{op_5}.\overline{op_4}.op_3.op_2.op_1$
20	isAnd	$\overline{op_5}.\overline{op_4}.op_3.op_2.\overline{op_1}$
21	isNot	$\overline{op_5}.op_4.\overline{op_3}.\overline{op_2}.\overline{op_1}$
22	isMov	$\overline{op_5}.op_4.\overline{op_3}.\overline{op_2}.op_1$

	bgt	branch not taken -0
Semantics	Example	Explanation
call label	call .foo	$ra \leftarrow PC + 4 \; ; \; PC \leftarrow address(.foo);$
ret	ret	$PC \leftarrow ra$

1 1

Value of isBranchTaken

branch taken -1

branch taken – 1

branch not taken -0

rest of the instruction

isWb Instructions: add, sub, mul, div, mod, and, or, not, mov, ld, lsl, lsr,				Semantics		Exampl	e Explanation	
			,	b i	label	b .foo	branch to .foo	
isUBranch Instructions: $b, call, ret$ $isAdd$ Instructions: add, ld, st								
emantics Example Explanation		L				_		
add r1, r2, r3	$r1 \leftarrow r2 + r3$, ,		• •		
add r1, r2, 10						branch to .foo if $flags.GT = 1$		
, ,						Explanation		
, ,					,	,	$r1 \leftarrow [r2 + 12]$	
· · ·	div r1, r2, r3 $r1 \leftarrow r2/r3$ (quotient)			reg, $imm[reg] \mid st r1, 12[r2] \mid [r2+12] \leftarrow r1 \mid$				
, ,		$\frac{d}{r}$ (remaind	er)					
cmp r1, r2	set flags		м	lodifie	rs			
Example		Explanation	h	ow to '	load the consta	unt 0xFB12CDEF ?	? this is a 32 bit value	
and r1, r2, r3	$r1 \leftarrow r2 \wedge r3$		<pre>but our instructions only support supplying a 16 bit value /* load the upper two bytes */</pre>					
or reg, reg, (reg/imm) or r1, r2, r3		$r1 \leftarrow r2 \lor r3$						
not reg, (reg/imm) not r1, r2		$r1 \leftarrow \sim r2$		·				
se OR, \sim logical of	complement		-					
Example Exp	Example Explanation			<pre>/* load the lower two bytes with 0x CD EF */ mov r1 0xCDFF</pre>				
, ,	$1, r2 r3 \leftarrow r1 \ll r2 \text{ (shift left)}$			lsl r1, r1, 16				
, ,		,		lsr r1, r1, 16 /* top 16 bits are zeros */				
, ,	(0 0 /			<pre>/* load all the four bytes */ add r0, r0, r1</pre>				
	`							
, ,	\			with 'u' and 'h' modifiers:				
, ,						= 0xFB 12 00 00 */		
Semantics	Exa	ample Explar	nation					
asr ror $mov r1, r2$ $r1 \leftarrow r2$ Default (00): performs sign extension on the 16-bit immediate					-bit immediate,			
mov reg, (re	$v r1, 3 r1 \leftarrow 3$	2	fills the upper 16 bits with 1's when converting to 32 bits. Example: -2 (represented as 0xFFFE) would result in 0xFFFFFFE in the 32-bit register.					
'u' (01): considers 16-bit immediate as an unsigned number,					gned number,			
filling the top 16 bits with zeros. 10110 $sr \#1$ O1011 Example: movu r0, 0xFEAB would load 0x0000FEAB into register r0								
'h' (10): load the 16-bit immediate into the upper half of a register,								
$\rightarrow 10110 \xrightarrow{\text{ror } #1} 01011$				effectively shifting it 16 positions to the left. Example: movh r0, 0xFEAB would load 0xFEAB0000 into r0				
	Example add r1, r2, r3 add r1, r2, r3 add r1, r2, r3 mul r1, r2, r3 mul r1, r2, r3 mod r1, r2, r3 mod r1, r2, r3 cmp r1, r2 Example and r1, r2, r3 or r1, r2, r3 or r1, r2, r3 or r1, r2, r3 se OR, ~ logical or r3, r1, r2 r3 easr r3, r1, r2	not, mov, ld, lsl, lsr, b, call, ret isAdd Insert	$\begin{array}{ c c c c } \hline not, mov, ld, lsl, lsr, \\ \hline b, call, ret & isAdd & Instructions: add \\ \hline Example & Explanation \\ \hline add r1, r2, r3 & r1 \leftarrow r2 + r3 \\ \hline add r1, r2, 10 & r1 \leftarrow r2 + 10 \\ \hline sub r1, r2, r3 & r1 \leftarrow r2 - r3 \\ \hline mul r1, r2, r3 & r1 \leftarrow r2 \times r3 \\ \hline div r1, r2, r3 & r1 \leftarrow r2/r3 & (quotient) \\ \hline mod r1, r2, r3 & r1 \leftarrow r2 mod r3 & (remaind cmp r1, r2) & set flags \\ \hline Example & Explanation \\ \hline and r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r3, r1, r2 & r3 \leftarrow r1 \ll r2 & (shift left) \\ \hline sl r3, r1, r2 & r3 \leftarrow r1 \ll r2 & (shift left) \\ \hline sl r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (shift right logical) \\ \hline ssr r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (arithmetic shift right logical) \\ \hline ssr r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (arithmetic shift right logical) \\ \hline \hline ssr r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (arithmetic shift right logical) \\ \hline \hline Semantics & Example & Explanation \\ \hline \hline mov reg, (reg/imm) & mov r1, r2 & r1 \leftarrow r \\ \hline mov r1, r3 & r1 \leftarrow r2 \\ \hline \hline \hline \end{tabular}$	$\begin{array}{ c c c c } \hline not, mov, ld, lsl, lsr, \\ \hline b, call, ret & isAdd & Instructions: add, ld, st \\ \hline Example & Explanation & Seman \\ \hline add r1, r2, r3 & r1 \leftarrow r2 + r3 & beq la \\ \hline add r1, r2, 10 & r1 \leftarrow r2 + 10 & bgt la \\ \hline sub r1, r2, r3 & r1 \leftarrow r2 - r3 & Seman \\ \hline mul r1, r2, r3 & r1 \leftarrow r2 \times r3 & ld reg \\ \hline div r1, r2, r3 & r1 \leftarrow r2/r3 & (quotient) & st reg \\ \hline mod r1, r2, r3 & r1 \leftarrow r2 mod r3 & (remainder) \\ \hline cmp r1, r2 & set flags & \\ \hline Example & Explanation \\ \hline and r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \vee r3 \\ \hline not r1, r2 & r3 \leftarrow r1 \leftarrow r2 \vee r3 \\ \hline se OR, \sim logical complement & \\ \hline Example & Explanation \\ \hline sl r3, r1, r2 & r3 \leftarrow r1 \ll r2 & (shift left) \\ \hline sl r3, r1, 4 & r3 \leftarrow r1 \ll 4 & (shift left) \\ \hline sr r3, r1, 4 & r3 \leftarrow r1 \gg r2 & (srift right logical) \\ \hline asr r3, r1, 72 & r3 \leftarrow r1 \gg r2 & (arithmetic shift right) \\ \hline asr r3, r1, 4 & r3 \leftarrow r1 \gg 4 & (arithmetic shift right) \\ \hline \hline Semantics & Example & Explanation \\ \hline mov reg, (reg/imm) & \hline mov r1, r2 & r1 \leftarrow r2 \\ \hline mov r1, 3 & r1 \leftarrow 3 \\ \hline \hline Example & Explanation \\ \hline \hline mov r2, 7 & r1 \leftarrow r2 \\ \hline mov r1, 7 & r1 \leftarrow r2 \\ \hline mov r1, 7 & r1 \leftarrow r2 \\ \hline mov r1, 7 & r1 \leftarrow r2 \\ \hline mov r1, 3 & r1 \leftarrow 3 \\ \hline \hline \end{tabular}$	not, mov, ld, lsl, lsr, b, call, ret isAdd Instructions: add, ld, st Example Explanation Semantics add r1, r2, r3 $r1 \leftarrow r2 + r3$ beq label sub r1, r2, r3 $r1 \leftarrow r2 + r3$ beta label sub r1, r2, r3 $r1 \leftarrow r2 + r3$ dreg, imred div r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mul r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mod r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mod r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mod r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mod r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mod r1, r2, r3 $r1 \leftarrow r2 \times r3$ dreg, imred mod r1, r2, r3 $r1 \leftarrow r2 \times r3$ modified Example Explanation and r1, r2, r3 $r1 \leftarrow r2 \times r3$ r1 \left $r2 \times r3$ r1 \left $r2 \times r3$ r1 \left $r2 \times r3$ r1 \left $r3 \times r1$ r2 r3 \left $r1 \times r2$ r1 \left $r3 \times r1$ r2 r3 \left $r1 \times r2$ set flags Example Explanation Example Explanation sl r3, r1, r2 $r3 \leftarrow r1 \times r2$ (shift left) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (shift right logical) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) sr r3, r1, r2 $r3 \leftarrow r1 \times r2$ (arithmetic shift right) semantics Example Explanation mov reg, (reg/imm) mov r1, r2 $r1 \leftarrow r2$ pefault (empty limit) mov reg, (reg/imm) mov r1, r3 $r1 \leftarrow r2$ pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 pefault (empty limit) sr r3, r1, r2 r3 \leftarrow r1 \times r2 p	$ \begin{array}{ c c c c c c } \hline not, mov, ld, lsl, lsr, \\ \hline b, call, ret & isAdd & Instructions: add, ld, st \\ \hline \hline Example & Explanation & Semantics & Example \\ \hline add r1, r2, r3 & r1 \leftarrow r2 + r3 & beq label & beq. foo \\ \hline add r1, r2, 10 & r1 \leftarrow r2 + 10 & bgt label & bgt. foo \\ \hline sub r1, r2, r3 & r1 \leftarrow r2 - r3 & Semantics & Ex \\ \hline mul r1, r2, r3 & r1 \leftarrow r2 \times r3 & ld reg, imm[reg] & ld \\ \hline div r1, r2, r3 & r1 \leftarrow r2/r3 & (quotient) & st. reg, imm[reg] & ld \\ \hline div r1, r2, r3 & r1 \leftarrow r2/r3 & (quotient) & st. reg, imm[reg] & st. \\ \hline mod r1, r2, r3 & r1 \leftarrow r2 mod r3 & (remainder) \\ \hline cmp r1, r2 & set flags & \\ \hline \hline Example & Explanation \\ \hline and r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \wedge r3 \\ \hline or r1, r2, r3 & r1 \leftarrow r2 \vee r3 \\ \hline not r1, r2 & r3 \leftarrow r1 \ll r2 & (shift left) \\ \hline sl r3, r1, r2 & r3 \leftarrow r1 \ll r2 & (shift left) \\ \hline sl r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (shift right logical) \\ \hline sr r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (shift right logical) \\ \hline sr r3, r1, r2 & r3 \leftarrow r1 \gg r2 & (arithmetic shift right) \\ \hline \hline Semantics & Example & Explanation \\ \hline mov reg, (reg/imm) & mov r1, r2 & r1 \leftarrow r2 \\ \hline mov r1, 3 & r1 \leftarrow r2 \\ \hline mov r1, 3 & r1 \leftarrow r2 \\ \hline mov r1, 3 & r1 \leftarrow r2 \\ \hline mov r1, 3 & r1 \leftarrow r2 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	

