



Anis Abid

Fifo using layered testbench:

Sr.No.	Test Case	Test Description	Test type	Status	Comments
1.	FIFO Full	Writing data into fifo and check fifo full flag on completion. (starts on with reset signal)	Directed	Test Passed	-
2.	FIFO Empty	Reading data from the fifo and check the fifo empty flag upon successfully reading all the data.	Directed	Test Passed	Got issues with reset/ fifo in reset state and wr is hardcoded one then empty flag is not working good
3.	Asynchronous Reset	Test asynchronous reset behaviour in the middle of reading/writing. Also, it will not depend on clock signal	Directed	Test Failed	Test failed because of the empty flag got high on when reset is asserted and we put wr_en signal along with it
4.	Read after Write (RAW)	First write Zero to the fifo and read after writing data.	Directed	Test Passed	-
5.	Random Data	Writing random data into the fifo and reading the same data from it.	Random	Test Passed	-
6.	Depth check	Write fifo to be greater then the depth and check its flags. Also, read data more then the depth and check if its data is retained or not.	Directed	Test Passed	-


Waveforms




```
Aug 5 18:44
cc@ncdc-lab-12:05082024

File Edit View Search Terminal Help

Total no of transactions
26
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 1
xmsim: *E,ASRTST (/scoreboard.sv,35): (time 280 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_4 has failed
Empty flag 0 assertion failed
Total no of transactions
27
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 1, Reset signal = 0
Empty flag 1 assertion passed
Empty flag 1 assertion passed
Total no of transactions
28
Data in = 15, write_enable = 1, read_enable = 0, full flag = 0, Empty flag = 0, Reset signal = 0
xmsim: *E,ASRTST (/scoreboard.sv,66): (time 290 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_2 has failed
Empty flag 0 assertion failed
Total no of transactions
29
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 0
xmsim: *E,ASRTST (/scoreboard.sv,35): (time 290 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_2 has failed
Empty flag 0 assertion failed
Total no of transactions
30
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 1
xmsim: *E,ASRTST (/scoreboard.sv,66): (time 300 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_4 has failed
Empty flag 0 assertion failed
Total no of transactions
31
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 1
xmsim: *E,ASRTST (/scoreboard.sv,35): (time 310 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_4 has failed
Empty flag 0 assertion failed
Total no of transactions
32
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 1, Reset signal = 0
Empty flag 1 assertion passed
Empty flag 1 assertion passed
Total no of transactions
33
Data in = 15, write_enable = 1, read_enable = 0, full flag = 0, Empty flag = 0, Reset signal = 0
xmsim: *E,ASRTST (/scoreboard.sv,35): (time 330 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_2 has failed
Empty flag 0 assertion failed
Total no of transactions
34
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 0
xmsim: *E,ASRTST (/scoreboard.sv,35): (time 340 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_2 has failed
Empty flag 0 assertion failed
Total no of transactions
35
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 1
xmsim: *E,ASRTST (/scoreboard.sv,66): (time 350 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_4 has failed
Empty flag 0 assertion failed
Total no of transactions
36
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 0, Reset signal = 1
xmsim: *E,ASRTST (/scoreboard.sv,66): (time 360 NS) Assertion worklib.$unit_0x03c12cf6::scoreboard#(32'h00000000,32'h00000000)::run._assert_4 has failed
Empty flag 0 assertion failed
Total no of transactions
37
Data in = 15, write_enable = 0, read_enable = 1, full flag = 0, Empty flag = 1, Reset signal = 0
Empty flag 1 assertion passed
Empty flag 1 assertion passed
Failed!!!! Error count = 28
Simulation complete via $finish(1) at time 370 NS + 1
./env.sv:68 $finish;
xcellium- exit
Tool: xrun(64) 23.09-s006: Exiting on Aug 05, 2024 at 18:44:41 PKT (total: 00:00:00)
[cc@ncdc-lab-12 05082024]$
```



Coverage of write and read signals, also of data input bins using at least option

