Modified Pipeline MIPS Processor with delayed branches and multi-cycle memory access

Anish Teja Bramhajosyula (IMT2024029) & Akshay KM (IMT2024014)

 \mathbf{EGC} - $\mathbf{121}$: Computer Architecture

Note

This is a two-file project. One is the src.py file which has the source code which implements the modified MIPS Pipeline design. The other is the program.asm file, which contains the MIPS code. It will be read by the Python file.

This project is intended to showcase the core concept of branch delay handling, prediction, resolution and memory access cycles demonstration. Hence, only a select few instructions (pseudo and otherwise) are supported. Also, the registers are numbered and not in their usual conventional nomenclature.

halt is used to indicate the end of the program. This is not part of the MIPS standard. It has been incuded for our convenience. It may trigger compilation errors in MIPS compilers.

The random module in Python has been used to generate random numbers.

The Processor class

This is the only class in the program which contains data members to hold various parameters and member functions to simulate the flow of a processor. Note that this is an abstraction and is only a depiction of a portion of the functionality of the actual MIPS processor.

The following are the data members of the Processor class:

- 1. regs A list of the values for 32 registers
- 2. ins_mem Instruction memory
- 3. data_mem Data memory
- 4. pc Program counter
- 5. cycles Keeps track of the total clock cycles
- 6. branch_taken Flag to check if a branch is taken
- 7. stall_next_cycle Flag to check if a NOP should be inserted in the next cycle to stall
- 8. if_id, id_ex, ex_mem, mem_wb Pipelined registers
- 9. stall_cycles Keeps track of the number of stall cycles
- 10. ${\tt instructions_executed}$ Keeps track of the total number of instructions executed
- 11. load_stalls Keeps track of the number of load stalls introduced

- 12. branch_count Keeps track of the number of branch statments executed
- mem_delay_cycles Keeps track of the number of memory dellay cycles introduced

The follwing are the member functions of the Processor class:

- load_program() Reads the program.asm file and turns each line a string and stores the program in a list. It also parses through the read lines and collects addresses for branching and/or jumping. In the next pass, it collects all the instructions and loads them onto the instruction memory
- 2. if_stage(stall: bool) Fetches the instruction from the previously loaded instruction memory and modifies the program counter. The process is carried out, keeping in mind whether or not there is a stall.
- 3. id_stage(stall : bool) Introduces a stall if there is a branch statement and uses the delay slot fore executing the very next instruction. It parses each line and sets the \$rs, \$rt, \$rd and immediate value (whichever is applicable).
- 4. ex_stage() Checks for the instruction for every line and the register values. It then performs the appropriate operation. If the instruction requires data memory access, i.e., it is a lw or a sw, then we generate either 2 or 3 randomly and stall the processor for those many cycles, until the memory access is complete.
- 5. mem_stage() Checks if all the reseved memory cycles have been exhausted and stalls if not. It passes on the calculated values to the appropriate registers. It also writes to the data memory for sw, and reads from the memory for lw.
- wb_stage() It writes back to the appropriate registers for operations requiring it.
- 7. Additional functions are used to print and test the output and also show the statistics (which includes total cycles, branch cycles, memory access cycles, etc.). The run function executes the pipelined stages in reverse. This is because, during a single clock cycle, the write operations are executed in the first half, and the read operations are executed in the second half.

Input File: program.asm

```
addi $6, $0, 2
addi $7, $0, 0
add $5, $6, $0
beq $6, $7, skip
subi $8, $5, 1
addi $1, $0, 10
skip: addi $7, $6, 14
beq $5, $5, jump
sub $5, $6, $5
addi $5, $6, 5
jump: sw $5, 0($6)
add $6, $7, $5
add $9, $8, $0
sub $9, $5, $6
lw $9, 0($5)
add $6, $7, $5
add $9, $8, $0
sub $9, $5, $6
halt
```

Ouput in Terminal

```
SIMULATION
=======
Clock Cycle 1:
IF/ID: addi $6, $0, 2
ID/EX: NOP
EX/MEM: NOP (Mem Cycles Left: 0)
MEM/WB: NOP
PC: 4
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:0', '$6:0',
'$7:0', '$8:0', '$9:0']
_____
Clock Cycle 2:
IF/ID: addi $7, $0, 0
ID/EX: addi $6, $0, 2
EX/MEM: NOP (Mem Cycles Left: 0)
MEM/WB: NOP
PC: 8
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:0', '$6:0',
'$7:0', '$8:0', '$9:0']
```

```
Clock Cycle 3:
IF/ID: add $5, $6, $0
ID/EX: addi $7, $0, 0
EX/MEM: addi $6, $0, 2 (Mem Cycles Left: 0)
MEM/WB: NOP
PC: 12
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:0', '$6:0',
'$7:0', '$8:0', '$9:0']
_____
Clock Cycle 4:
IF/ID: beq $6, $7, 2
ID/EX: add $5, $6, $0
EX/MEM: addi $7, $0, 0 (Mem Cycles Left: 0)
MEM/WB: addi $6, $0, 2
PC: 16
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:0', '$6:0',
'$7:0', '$8:0', '$9:0']
Clock Cycle 5:
IF/ID: subi $8, $5, 1
ID/EX: beq $6, $7, 2
EX/MEM: add $5, $6, $0 (Mem Cycles Left: 0)
MEM/WB: addi $7, $0, 0
PC: 20
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:0', '$6:2',
'$7:0', '$8:0', '$9:0']
_____
Clock Cycle 6:
IF/ID: NOP
ID/EX: subi $8, $5, 1
EX/MEM: beq $6, $7, 2 (Mem Cycles Left: 0)
MEM/WB: add $5, $6, $0
PC: 20
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:0', '$6:2',
'$7:0', '$8:0', '$9:0']
Clock Cycle 7:
IF/ID: addi $1, $0, 10
ID/EX: NOP
EX/MEM: subi $8, $5, 1 (Mem Cycles Left: 0)
MEM/WB: beq $6, $7, 2
PC: 24
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:0', '$8:0', '$9:0']
_____
```

```
Clock Cycle 8:
IF/ID: addi $7, $6, 14
ID/EX: addi $1, $0, 10
EX/MEM: NOP (Mem Cycles Left: 0)
MEM/WB: subi $8, $5, 1
PC: 28
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:0', '$8:0', '$9:0']
Clock Cycle 9:
IF/ID: beq $5, $5, 2
ID/EX: addi $7, $6, 14
EX/MEM: addi $1, $0, 10 (Mem Cycles Left: 0)
MEM/WB: NOP
PC: 32
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:0', '$8:1', '$9:0']
_____
Clock Cycle 10:
IF/ID: sub $5, $6, $5
ID/EX: beq $5, $5, 2
EX/MEM: addi $7, $6, 14 (Mem Cycles Left: 0)
MEM/WB: addi $1, $0, 10
PC: 36
Registers: ['$0:0', '$1:0', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:0', '$8:1', '$9:0']
_____
Clock Cycle 11:
IF/ID: NOP
ID/EX: sub $5, $6, $5
EX/MEM: beq $5, $5, 2 (Mem Cycles Left: 0)
MEM/WB: addi $7, $6, 14
PC: 40
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:0', '$8:1', '$9:0']
Clock Cycle 12:
IF/ID: sw $5, 0($6)
ID/EX: NOP
EX/MEM: sub $5, $6, $5 (Mem Cycles Left: 0)
MEM/WB: beq $5, $5, 2
PC: 44
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:16', '$8:1', '$9:0']
_____
Clock Cycle 13:
```

```
IF/ID: add $6, $7, $5
ID/EX: sw $5, 0($6)
EX/MEM: NOP (Mem Cycles Left: 0)
MEM/WB: sub $5, $6, $5
PC: 48
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:2', '$6:2',
'$7:16', '$8:1', '$9:0']
Clock Cycle 14:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: sw $5, 0($6) (Mem Cycles Left: 3)
MEM/WB: NOP
PC: 52
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:2',
'$7:16', '$8:1', '$9:0']
_____
Clock Cycle 15:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: sw $5, 0($6) (Mem Cycles Left: 2)
MEM/WB: NOP
PC: 52
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:2',
'$7:16', '$8:1', '$9:0']
-----
Clock Cycle 16:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: sw $5, 0($6) (Mem Cycles Left: 1)
MEM/WB: NOP
PC: 52
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:2',
'$7:16', '$8:1', '$9:0']
_____
Clock Cycle 17:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: sw $5, 0($6) (Mem Cycles Left: 0)
MEM/WB: NOP
PC: 52
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:2',
'$7:16', '$8:1', '$9:0']
Clock Cycle 18:
IF/ID: sub $9, $5, $6
```

```
ID/EX: add $9, $8, $0
EX/MEM: add $6, $7, $5 (Mem Cycles Left: 0)
MEM/WB: sw $5, 0($6)
PC: 56
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:2',
'$7:16', '$8:1', '$9:0']
Clock Cycle 19:
IF/ID: lw $9, 0($5)
ID/EX: sub $9, $5, $6
EX/MEM: add $9, $8, $0 (Mem Cycles Left: 0)
MEM/WB: add $6, $7, $5
PC: 60
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:2',
'$7:16', '$8:1', '$9:0']
Clock Cycle 20:
IF/ID: add $6, $7, $5
ID/EX: lw $9, 0($5)
EX/MEM: sub $9, $5, $6 (Mem Cycles Left: 0)
MEM/WB: add $9, $8, $0
PC: 64
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:0']
Clock Cycle 21:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: lw $9, 0($5) (Mem Cycles Left: 3)
MEM/WB: sub $9, $5, $6
PC: 68
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:1']
_____
Clock Cycle 22:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: lw $9, 0($5) (Mem Cycles Left: 2)
MEM/WB: sub $9, $5, $6
PC: 68
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:24']
_____
Clock Cycle 23:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
```

```
EX/MEM: lw $9, 0($5) (Mem Cycles Left: 1)
MEM/WB: sub $9, $5, $6
PC: 68
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:24']
Clock Cycle 24:
IF/ID: add $9, $8, $0
ID/EX: add $6, $7, $5
EX/MEM: lw $9, 0($5) (Mem Cycles Left: 0)
MEM/WB: sub $9, $5, $6
PC: 68
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:24']
_____
Clock Cycle 25:
IF/ID: sub $9, $5, $6
ID/EX: add $9, $8, $0
EX/MEM: add $6, $7, $5 (Mem Cycles Left: 0)
MEM/WB: lw $9, 0($5)
PC: 72
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:24']
_____
Clock Cycle 26:
IF/ID: halt
ID/EX: sub $9, $5, $6
EX/MEM: add $9, $8, $0 (Mem Cycles Left: 0)
MEM/WB: add $6, $7, $5
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:0']
_____
Clock Cycle 27:
IF/ID: None
ID/EX: halt
EX/MEM: sub $9, $5, $6 (Mem Cycles Left: 0)
MEM/WB: add $9, $8, $0
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:0']
_____
Clock Cycle 28:
IF/ID: None
ID/EX: NOP
EX/MEM: halt (Mem Cycles Left: 0)
```

```
MEM/WB: sub $9, $5, $6
PC: 76
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:1']
_____
Clock Cycle 29:
IF/ID: None
ID/EX: NOP
EX/MEM: NOP (Mem Cycles Left: 0)
MEM/WB: halt
PC: 76
Registers: ['$0:0', '$1:10', '$2:0', '$3:0', '$4:0', '$5:4', '$6:20',
'$7:16', '$8:1', '$9:24']
_____
Simulation Statistics:
Total clock cycles: 29
No. of instructions executed: 20
Stall cycles: 8
Load-stalls: 3
Branch statements executed: 1
Memory delay cycles: 6
```

GitHub Link

Click here to view GitHub repository