Assignment 6: Pipelining (Theory Assignment 3)

Anish Deshpande 180100013


Consider the execution of the following sequence of three instructions on the 5-stage MIPS pipeline.

1)add 8 9 10 2)lw 10 400(8) 3)sub 9 10 8

a) Dependences:

- (Write After Read):
 - Anti-dependence of instruction 2 and 1. (Register 10 might be written to in 2 before it is read from in 1).
 - Anti-dependence of instruction 3 and 1. (Register 9 might be written to in 3 before it is read from in 1).
- (Read After Write):
 - True-dependence of instruction 2 and 1. (Register 8 might be read from in 2 before it is written to in 1).
 - True-dependence of instruction 3 and 2. (Register 10 may be read from in 3 before it is written to in 2)
 - True-dependence of instruction 3 and 1. (Register 8 might be read from in 3 before it is written to in 1).
- no WAW dependence and RAR dependence is not a thing.

b) Forwarding Links:



Links denoted by the black arrows. The shaded box is a stall, as the sub instruction must wait for the value of register 10 to be supplied before execution.

i) NO Forwarding

c) 1 3 2 5 Inst. 4 6 8 10 11 WB IF ID EX MEM _ add 1F ID ID ID EX MEM WB 400(8) 1F IF MEM WB 1F Ex ID ID ID 10 8

d) Pipeline clock cycle time = 250 ps

Total no. Of cycles = 11

Total execution time = clock cycle time * no. of cycles

= 250 * 11 ps

= 2750 picoseconds

e) Average Pipeline Utilisation:

APU= (number of instructions * number of unique stages/instruction)

(number of cycles * num of possible stages that can be executed/cycle)

(Equivalent to filled boxes/total boxes in the cycles vs. Stage table)

$$APU = 3*5/(11*5) = 3/11$$

f) No, the instructions cannot be re-ordered to reduce the execution time. The load word instruction requires the value in register 8 as an operand. However, register 8 is being written to in the AND instruction. Hence instruction 2 cannot be placed before instruction 1.

Instruction 3 cannot be placed before instruction 2 either. That's because instruction 3 requires register 10. But register 10 is being updated in the load word instruction.

ii) **ALU-ALU Forwarding**

Cycle		- 131	N.						
Inst.	١	2	3	4	5	6	7	8	9
add 8 9 10	IF	D	EX.	MEM	WB	-	7	-7	-
lω 10 400(g)	-	IF	ID	EX	MEM	WB	-	-	-
sub 9 10 8	-	-	١F	ID	D	aı	E×	MEM	WB

d) Pipeline clock cycle time = 270 ps
Total no. Of cycles = 9
Total execution time = clock cycle time * no. of cycles
= 270 * 9 ps
= 2430 picoseconds

e) Average Pipeline Utilisation:

APU= (number of instructions * number of unique stages/instruction)
-----(number of cycles * num of possible stages that can be executed/cycle)

(Equivalent to filled boxes/total boxes in the cycles vs. Stage table)

$$APU = 3*5/(9*5) = 3/9 = 1/3$$

f)No, the instructions cannot be re-ordered to reduce the execution time. The load word instruction requires the value in register 8 as an operand. However, register 8 is being written to in the AND instruction. Hence instruction 2 cannot be placed before instruction 1.

Instruction 3 cannot be placed before instruction 2 either. That's because instruction 3 requires register 10. But register 10 is being updated in the load word instruction.

iii) FULL Forwarding

	Cycle								
Instr.		1	2	3	4	5	6	7	8
add	8910	IF	ID	EX	MEM	WB	-	-	-
lω	10 40018)	-	1F	ID	A EX	MEM	WB	_	-
sub	9 10 8	-	-	١F	Q.	10	Ex	MEM	WB

c)

d) Pipeline clock cycle time = 280 ps

Total no. Of cycles
$$= 8$$

Total execution time = clock cycle time * no. of cycles

$$= 280 * 8 ps$$

= 2240 picoseconds

e) Average Pipeline Utilisation:

APU= (number of instructions * number of unique stages/instruction)

(number of cycles * num of possible stages that can be executed/cycle)

(Equivalent to filled boxes/total boxes in the cycles vs. Stage table)

$$APU = 3*5/(8*5) = 3/8$$

f)No, the instructions cannot be re-ordered to reduce the execution time.

The load word instruction requires the value in register 8 as an operand.

However, register 8 is being written to in the AND instruction. Hence instruction 2 cannot be placed before instruction 1.

Instruction 3 cannot be placed before instruction 2 either. That's because instruction 3 requires register 10. But register 10 is being updated in the load word instruction.

Question 2)

(a) The number of mispredictions with a (0,2) branch predictor is 51 out of 100 and is asymptotically 4/8 (50%= 50 out of every 100, 4 out of every 8).

				-	
+	Let states be:	1	2	3	
-	Story NOT TAKE	N Weak NOT TAK	EN WARTAKEN	Story Thru,	
	(0,2) predict				24
	,	bgt taken/not	prediction	State.	-
	4	1/	×	0 - 1	
-	3	/	×	1 - 1	
-	a	×		2 - 1	-
	١	×	×	1 → 0	-
	0	×	×	0 70	-
				0 -> 1	-
	(7		*	1 - 2	-
	6	~	×	2 - 3	-
	5	V	<u> </u>		-
repeat	4	/		3 - 3	
11 fines	3	✓		3 -3	-
	2	*	~	3 → 2	-
	1	*		2→1	-
	6	*	*	1-0	-
	In the first	times 640 th	predictions.	he 12th iterati	ion_
	Total	number of	mispredictions = dictions 100 (50/100), as	= 51	pealed
	0 1	0		forever.	

(b) The number of mispredictions with a (0,3) branch predictor is 42 out of 100 and is asymptotically 3/8.

01 100	and is	asymptotically			
To	20	1/1/	2 3 4	5 4	claserate
			××	-	
	1	LOS) TA	KEN	TAKENA	
3	1	(0,3) predict			
TAKEN	1	t1 values	bgt taken	prediction	state.
- ev	1	3		×	0→1
	1 20	ni> 2	-	*	2 -> 1
	12	ı	×	×	1 -1 0
	-	0	×	*	0-0
	-	7	~	×	o → 1
		6	~	×	1-2
		5	~	*	2→3
	1-0	i 4	~	×	3 -> 4
	I bo	3	/	_	4 7 5
		2	*	~	5 → 4
		1	×	_	4 -> 3
-		0	*	×	3 → 2
		7	V	×	2 + 3
		6	~	*	3 - 4
		5	V	~	4-5
	1x 500	4	V	/	5-1 6
		3	~	~	6→7
		2	*	/	7 - 6
-			×	/	6 → 5
-			*		5 →4
		0			4→5
2		7			
		6	~		5→6
		5	~		6 → 7
	10×3m	12 4	/	/	フ→フ
	2	3	~	~	-7→7
		2	¥	/	7 -> 6
				/	6 -> 5
_		0	*		5 -> 4
_			×	,	
20		Out of 100	2+6+5+ (10×3 - 1)	= 42
		Asymto hically	318.	(last ô not	counted)
		1.9 3			

(c) The minimum number of mispredictions with a (0,k) branch predictor is 26 out of 100, is asymptotically 1/4 and occurs for k=1 (as higher k dimishes performance, asymtotically 3/8 for k>=3)

	11		(6	Page
0.000				
			anch predictor.	
-	Consider a	(0,1) br	anch P	
			1 (taken)	
	State: 0	(not daken)		
			orediction	state
	£1 values	bgt taken	prediction	0
			*	0-11
	4			1-11
0 -01	3			1-0
2mi		× ×	×	0 +0
	0	×	×	0+0
			*	071
	7		V	1-1-
	6		/	1-1-
	5		/	1 -1 -
12×2m	N>. 4		V	1 -1 -
12			V	1-0
	2	*		000
	1	×	*	
	0	×	*	0 -0
	5-4-0			
	Mispred	dictions / 1	00 = 2+1	2×2
	-		= 26	
	. 0	1 8 - 11 -		
	, Hsy	mptoncelly =	218 = 1/4.	
	5-2	k=1		
		V		a de la companya de l
	SIV			
	5-51			
	a fit			

2 + 4 + 2*11 = 28/100 mispredictions, asymptotically 2/8 = 1/4.

(d) The number of mispredictions with a (2,2) correlating branch predictor is 28 out of 100 and is asymptotically 1/4 (25%).

No.	(2,2) con	relating by	1.1.	\Rightarrow \Rightarrow \Rightarrow \Rightarrow 4	tables /
-	predictors	per branch	in prediction	Y - 2	
	ie: bgt	00, bgt01, 1	outlo, but)(
	Each	of these tab	les hosses	2 bit = 4 st	ales.
	t1 value	bgt table	taken pot?	prediction	state.
Al	4	bgtoo	X	×	0 > 1
mes-311	3	bgt 11	* · · · · · · · · · · · · · · · · · · ·	*	0-11
		(bnezxx	レ)	rd/A	1.0
	2	bgtll	×	×	1+0
رتس		[bnez xx	~	N/A	
2 /1/2	1	bgt01	×	×	0-00
		(bnez xx	~	N/A7	
	0	bg to1	×	×	0 -> 0
		[bnezxx	~	CAIN	
	7	bgtoi	[bnezv]	×	<i>O</i> → 1
	6	bgt 11	(bnezv)	×	0 → 1
	5	bgt 11	L-7	×	1 + 2
4 mis	4	bgt 11		~	2 → 3
	3	batil			3 →3
	2	bgt11	×		3 → 2
	1	bgtOI		×	D-1-0
	0	batol	×	X	0 - 0
	7	bgt 01		×	0 -> 1
	6	bgt 11	~		2→3
	5	bgt 11	×		3→3
200	45 4	bgt 11	/		3 → 3
117	3	bat 11			3-13
	2	bgt 11			3→2
)	bgt01	×	X	1 - 0
	0	bgtol	X	×	0+0

After a while, I am representing any bnez branch predictor as just a small tick mark (the bnez is always taken) Each of the 4 branch predictors per branch instruction has 4 states: 0,1,2,3 (Strongly not taken to strongly taken) The table shows which branch predictor for bgt is used as t1 changes, what actually happens at bgt (taken/not taken), what each predictor predicts, and the state changes for each predictor (based on its last prediction).

(e) As the number of iterations, n, tends to infinity, the minimum number of mispredictions with an (m,k) correlating branch predictor is achieved for m=10 and k=1. For this predictor, the number of mispredictions is 7 out of 100 and is asymptotically 0.

By trial and error, it does not work for m = 8 or m = 6. As there are 5 takens and 3 not takens, it seems that 5 bits for the bgt alone is the minimum required to have a sufficient number of branch predictors, whose states are set appropriately, to predict correctly each time.

2 + 5 + 0*11 = 7 mispredictions out of 100. 0 mispredictions thereafter.

	Consider	a (10,1) P	predictor	()	
	1 9	then til 13 I	as onez is	always taken	2
	so be	asically (5,1)	writ bgt.		
			taken Inot?	oradiction	stak
	t1 values	bge predictor	- Tuner (110)	×	0-1
	4	00000	_	×	0 -> 1
	3	00019	×	*	000
2 mi	5 2	00110	*	*	000
			*	×	0 - 0
	0	01100	~	*	0-1
	7	10001	~	×	0 ->)
	6		/	×	0-1
-	5	00011		×	0 -> 1
5mi	3 4	00110	./	×	0 -> 1
	3	01100		×	0-0
	2	1 / []]	×		0 - 0
	1	11110	*	×	0-0
14	0	111 00	×	*	
	7	11000	~		1 -> 1
100	6	10001			1 -> 1
6	5	00011		~	1-)
Umi	5 4	00111		~	1 -> 1
	3	01111	~	~	1-1
	2	1/11/	×	×	0-0
	1	11110	×	×	0+0
	٥	11100	>4	×	0-0
	Those 5	bit numbers	are actually	10 bits	long.
		e is a hidden			
	17.	every gaps ar	7 7	gni	
		17770	1		
			The State of the Lorentz of the Lore	The state of the s	