

**Group 11, L02**

Anish Paramsothy, paramsa, 400300097

Maryem Abdullatif, abdulm41, 400297192



# Lab 4: SDRAM Controller Interface

MECHTRON 3TB4 POSTLAB, McMaster University

**Date Submitted:** March 21st, 2025

**Due Date:** March 24th, 2025

## Contents

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Part 1 - Pre-lab</b>	<b>2</b>
2.1	Module Creation . . . . .	2
<b>3</b>	<b>Conclusion</b>	<b>9</b>
3.1	Post-lab Questions . . . . .	9
3.2	Wrap-up . . . . .	11

# 1 Introduction

Lab 4 Introduced us to the concept of software/hardware codesign, as we were tasked to create an SOPC system, use a SDRAM chip and analyze the output of our C code through a Signal Tap Logic Analyzer.

## 2 Part 1 - Pre-lab

### 2.1 Module Creation

After recovering the lab4.qar, we needed to update the modules so they could work alongside the system and code that was created.

We needed to first update the SDRAM\_Controller.v module to include correct output assignments.

```

1  /*****
2  *
3  * Module:          SDRAM_Controller
4  * Description:
5  *   This module is used for the sram controller for MT3TB4 Lab 4
6  *
7  *****/
8  `timescale 1ns / 1ps
9
10 module SDRAM_Controller ( //the ports sequence follows the sequence of wires in the
    diagram in the lab manual
11     //signals through Avalon Interface:
12     input      clock,
13     input      reset_n,
14     input      chipselect,
15     input      write_n,
16     input      read_n,
17     input [1:0] byteenable_n,
18     input [24:0] address, //2's power of 25 is 33,554,432 that is 32M. (16
    bits word, that makes capable for 64MBytes)
19     input [15:0] write_data,
20     output [15:0] read_data,
21     output      wait_request,
22     output      data_validation,
23
24     //signals between Controller and SDRAM:
25
26     inout [15:0] DRAM_DQ,
27     output [12:0] DRAM_ADDR,
28     output [1:0] DRAM_BA,
29     // output      DRAM_CLK,
30     output      DRAM_CKE,
31     output      DRAM_LDQM,
32     output      DRAM_UDQM,
33     output      DRAM_WE_N,
34     output      DRAM_CAS_N,
35     output      DRAM_RAS_N,
36     output      DRAM_CS_N
37 );
38
39
40 wire      clock_wire/*synthesis keep*/;
41 wire      reset_n_wire/*synthesis keep*/;
42 wire      chipselect_wire/*synthesis keep*/;
43 wire      write_n_wire/*synthesis keep*/;
44 wire      read_n_wire/*synthesis keep*/;
45 wire [1:0] byteenable_n_wire/*synthesis keep*/;

```

```

46     wire [24:0] address_wire/*synthesis keep*/; //2's power of 25 is
33,554,432 that is 32M. (16 bits word, that makes capable for 64MBytes)
47     wire [15:0] write_data_wire/*synthesis keep*/;
48     wire Wait_request_wire/*synthesis keep*/;
49     wire data_validation_wire/*synthesis keep*/;
50
51
52     reg [15:0] read_data_reg/*synthesis preserve*/;
53     //wire [15:0] read_data_wire/*synthesis keep*/;
54
55     //signals between Controller and SDRAM:
56
57     wire [15:0] DRAM_DQ_wire/*synthesis keep*/;
58     wire [12:0] DRAM_ADDR_wire/*synthesis keep*/;
59     wire [1:0] DRAM_BA_wire/*synthesis keep*/;
60
61     wire DRAM_CKE_wire/*synthesis keep*/;
62
63     wire [1:0] DRAM_DQM_wire/*synthesis keep*/; //higher bit for UDQM ,
lower bit for LDQM
64     wire DRAM_WE_N_wire/*synthesis keep*/;
65     wire DRAM_CAS_N_wire/*synthesis keep*/;
66     wire DRAM_RAS_N_wire/*synthesis keep*/;
67     wire DRAM_CS_N_wire/*synthesis keep*/;
68
69     wire [15:0] m_data_wire;
70     wire output_enable_wire;
71
72     DE1_SoC_QSYS_sdram my_sdram (
73         // inputs:
74         .az_addr(address_wire),
75         .az_be_n(byteenable_n_wire),
76         .az_cs(chipselect_wire),
77         .az_data(write_data_wire),
78         .az_rd_n(read_n_wire),
79         .az_wr_n(write_n_wire),
80         .clk(clock_wire),
81         .reset_n(reset_n_wire),
82
83         // outputs:
84         // .za_data(read_data_wire), //can not get read_data
from here.
85         .za_valid(data_validation_wire),
86         .za_waitrequest(Wait_request_wire),
87         .zs_addr(DRAM_ADDR_wire),
88         .zs_ba(DRAM_BA_wire),
89         .zs_cas_n(DRAM_CAS_N_wire),
90         .zs_cke(DRAM_CKE_wire),
91         .zs_cs_n(DRAM_CS_N_wire),
92         // .zs_dq(DRAM_DQ_wire),
93         .zs_dqm(DRAM_DQM_wire),
94         .zs_ras_n(DRAM_RAS_N_wire),
95         .zs_we_n(DRAM_WE_N_wire),
96         .output_enable(output_enable_wire),
97         .internal_m_data(m_data_wire)
98     );
99
100     //=====Make connections =====
101
102     assign DRAM_DQ=output_enable_wire?m_data_wire:{16{1'bz}} ;
103
104     //this way works , get data from za_data port does not works.
105     always @(posedge clock or negedge reset_n) //must be synchronize with the
clock!
106     begin
107         if (reset_n == 0)

```

```

108         read_data_reg<= 0;
109     else
110         read_data_reg <= DRAM_DQ;
111     end
112
113     assign      clock_wire=clock;
114     assign      reset_n_wire=reset_n;
115     assign      chipselect_wire=chipselect;
116     assign      write_n_wire=write_n;
117     assign      read_n_wire=read_n;
118     assign      byteenable_n_wire=byteenable_n;
119     assign      address_wire=address;    //2's power of 25 is 33,554,432 that is
120     32M. (16 bits word, that makes capable for 64MBytes)
121     assign      write_data_wire=write_data;
122
123     //output signals
124
125     assign      read_data=read_data_reg;
126     //assign      read_data=read_data_wire;    //can not get read_data from the
127     za_data port
128
129     assign      wait_request=Wait_request_wire;
130     assign      data_validation=data_validation_wire;
131
132     //signals between Controller and SDRAM:
133
134     assign      DRAM_UDQM=DRAM_DQM_wire[1];    //higher bit for UDQM , lower bit
135     for LDQM
136     assign      DRAM_LDQM=DRAM_DQM_wire[0];
137
138     // =====Make more necessary connections=====
139
140     assign      DRAM_CKE=DRAM_CKE_wire;
141     assign      DRAM_ADDR=DRAM_ADDR_wire;
142     assign      DRAM_BA=DRAM_BA_wire;
143     assign      DRAM_WE_N=DRAM_WE_N_wire;
144     assign      DRAM_CAS_N=DRAM_CAS_N_wire;
145     assign      DRAM_RAS_N=DRAM_RAS_N_wire;
146     assign      DRAM_CS_N=DRAM_CS_N_wire;
147
148 endmodule

```

The SDRAM Circuit is also shown:




Figure 1: SDRAM Controller Circuit

Then we needed to instantiate the SOPC system in the top-level module.

```

1  /*****
2  *
3  * Module:      Lab4
4  * Description:
5  *      This module is the top level module of MT3TB4 Lab 4
6  *
7  *****/
8
9  module lab4 (
10     input      CLOCK_50,
11     input  [0:0] KEY,
12     input  [7:0] SW,           //for reset
13     output [7:0] LEDR,
14
15     // Bidirectionals
16     inout  [15:0]  DRAM_DQ,
17
18     // Outputs
19
20     output [12:0]  DRAM_ADDR,
21     output [1:0]   DRAM_BA,
22     output      DRAM_LDQM, //data mask; when it is low, the DQ is valid for reading
23     and writing.
24     output      DRAM_UDQM,
25     output      DRAM_RAS_N,
26     output      DRAM_CAS_N,
27     output      DRAM_CLK,
28     output      DRAM_CKE,
29     output      DRAM_WE_N,
30     output      DRAM_CS_N
31 );
32
33 // Internal Wires
34
35 assign LEDR=SW;
36
37 //Instantiate your sopc_system module generated by Platform Designer.
38
39
40 sopc_system controller (
41     // example ports
42     .clk_clk(CLOCK_50),           //          clk.clk
43     .reset_reset_n(KEY[0]),      //          reset.reset_n
44     .sram_addr_export(DRAM_ADDR),
45     .sram_ba_export(DRAM_BA),
46     .sram_cas_n_export(DRAM_CAS_N),
47     .sram_cke_export(DRAM_CKE),
48     .sram_clk_clk(DRAM_CLK),
49     .sram_cs_n_export(DRAM_CS_N),
50     .sram_dq_export(DRAM_DQ),
51     .sram_ldqm_export(DRAM_LDQM),
52     .sram_ras_n_export(DRAM_RAS_N),
53     .sram_udqm_export(DRAM_UDQM),
54     .sram_we_n_export(DRAM_WE_N)
55     // more ports
56
57 );
58
59 endmodule

```

The Top level SOPC circuit can be seen below:




Figure 2: SOPC RTL

After completing the modules, we compiled the code to ensure there were no errors.




Figure 3: Compilation Report

The final portion was developing the C code for writing and reading `char`, `short`, and `int`, ensuring that the value written is the same as the one that is read.

```
1 #include "system.h"
2 #include <stdio.h>
3
```

```
4 #define BASE SDRAM_CONTROLLER_0_BASE
5
6 #define MAXNUM_WORDS SDRAM_CONTROLLER_0_SPAN/2
7 //For the SDRAM on DE1-SoC, the size is 64MB=67108864 Byte (SDRAM_SPAN)
8
9 int main()
10 {
11     printf("Hello from MT3TB4 Group 11!\n");
12
13     int i;
14     int char_err_num=0, short_err_num=0, int_err_num=0;
15
16     char * char_ptr;
17
18     char aChar;
19
20     short *short_ptr;
21     short aShort;
22
23     int *int_ptr;
24     int aInt;
25
26     int charsize, shortsize, intsize;
27
28     charsize=sizeof(aChar);
29     shortsize=sizeof(aShort);
30     intsize=sizeof(aInt);
31     printf("the sizeof char, short, int are: %d, %d, %d\n", charsize, shortsize,
32         intsize);
33
34     //-----TEST CHAR-----
35
36     printf("\n writing chars.....\n");
37     for (i=0; i<MAXNUM_WORDS*2; i++) {
38         *(char*)(BASE+i)=i%128; // to be safe, use 128 rather than 256
39     }
40
41     printf("\n testing chars.....\n");
42     for (i=0; i<MAXNUM_WORDS*2; i++) {
43         if (* (char*)(BASE+i)!=i%128){ // or .....(char)i, if not i%128
44             char_err_num++;
45         }
46     }
47     printf("Testing Char: the total numbers of error is : %i\n", char_err_num);
48
49
50
51
52     //-----TEST SHORT-----
53
54     printf(" \n writing short.....\n");
55     for (i=0; i<MAXNUM_WORDS; i++) {
56         //for (i=0; i<32767; i++) {
57             *(short*)(BASE+i*2)=i%32767; // short, uses two bytes
58         }
59
60
61     printf(" \n testing short.....\n");
62     for (i=0; i<MAXNUM_WORDS; i++) {
63         //for (i=0; i<32767; i++) {
64             if(*(short*)(BASE+i*2)!=i%32767) {
65                 short_err_num++;
66             } // short, uses two bytes
67     }
```




```

68     }
69
70
71
72     printf(" \n testing short.....\n");
73     //
74     //
75     //
76     printf("Testing Short: the total numbers of error is : %i\n" ,
short_err_num);
77
78     //-----TEST INT -----
79     printf(" \n writing integer.....\n");
80
81     for (i=0; i<MAXNUM_WORDS/2; i++) {
82         *(int*)(BASE+i*4)=i; // int, use 4 bytes
83     }
84
85
86     printf(" \n testing integer.....\n");
87     for (i=0; i<MAXNUM_WORDS/2; i++) {
88         if(*(int*)(BASE+i*4)!=i) {
89             int_err_num++;
90         } // int, use 4 bytes
91     }
92
93
94
95     printf("Testing Integer: the total numbers of error is : %i\n" ,
int_err_num);
96     //
97     //
98
99     printf("Testing Completed.\n");
100    return 0;
101 }

```

The final output of the C code is shown below:



```

memory_test Nios II Hardware configuration - cable: DE-SoC on localhost [USB-1] device ID: 2 instance ID: 0 name: jtaguart_0
Hello from MT3TB4 Group 11!
the sizeof char, short, int are: 1, 2, 4

writing chars.....

testing chars.....
Testing Char: the total numbers of error is : 0

writing short.....

testing short.....

Testing Short: the total numbers of error is : 0

writing integer.....

testing integer.....
Testing Integer: the total numbers of error is : 0
Testing Completed.

```

Figure 4: Software Output in NIOS II

The code is able to successfully write **chars**, **shorts**, and **ints** into memory, and correctly read them back in the same order, which signifies that there is no error in the writing or reading process.

We have also provided a few screenshots of the Signal Tap Analyzer window during each of the processes.



Figure 5: Testing char



Figure 6: Writing short



Figure 7: Writing int

## 3 Conclusion

### 3.1 Post-lab Questions

**Q1:** Using screen shots taken in the "Develop Software" part of the lab explain the following:

a) Why does it appear that writing takes less clock cycles than reading?

The reason that writing takes less clock cycles than reading is that it requires less steps to complete the process. For writing, data is already fetched and the operation just includes placing it into a cache/register. For reading, the data needs to be fetched/retrieved from a specific location, meaning it requires this extra layer of access and can thus take more clock cycles.

b) While reading or writing a char value, e.g. 5, why does the SDRAM\_DQ show values such as 0x0505 instead of 0x0005?

We know that a char is represented in 8 bits, while the hexadecimal 0x0000 represents 16 bits, since each digit that makes up the hexadecimal represents 4 bits. Since the 8-bit char occupies half of the space in the hexadecimal number, it means that two chars can fit into the 16-bit word. Since there is

a possibility for two chars to exist in the same word, when a 8-bit char is fed in the memory controller, it may replicate the value in both bytes of the 16-bit word. This will lead to 0x0505.

**c) While reading or writing two consecutive char values, e.g. 5 and 6 using memory locations 0x0000 and 0x0001, why does the SDRAM\_ADDR show the same 0x0000 value for both locations?**

The reason the same 0x0000 value is shown for both locations (0x0000 and 0x0001) is because a word address is assumed to be represented in two bytes, meaning that the first two bytes would share the same word address.

**Q2: What steps does the Avalon Interconnect take to write a 32-bit integer into the 16-bit SDRAM memory?**

The first step is to map the memory location in SDRAM by retrieving an address to write to. It will then split the integer into 2, writing the MSB into memory, shifting the SDRAM address to the next one, and then writing the other 16 bits into memory.

As mentioned in the *Avalon Switch Fabric* document, a wider master results in multiple slave-read transfers to sequential addresses in the slaves address space (essentially splitting the master into small parts to be accessible by the slave).

**Q3: Open the compilation report in Quartus, and report the following numbers:**

- Total number of logic elements used by your circuit: 2,011/32,070
- Total number of memory bits used by your circuit: 1,100,800/4,065,280
- Total number of pins: 57/457
- The maximum number of logic elements that can fit on the FPGA used: 32,070

**Q4: Considering just the maximum number of logic elements on the FPGA, approximately how many SOPC systems like the one you built could fit on the FPGA?**

$$\frac{32,070}{2,011} = 15.94 \approx 15$$

You would be able to fit approximately 15 SOPC systems if we base this on logic elements used.

**Q5: Considering just the maximum amount of memory available in the FPGA, approximately how many SOPC systems like the one you built could fit on the FPGA?**

$$\frac{4,065,280}{1,100,800} = 3.69 \approx 3$$

You would be able to fit approximately 3 SOPC systems if we are looking at memory available.

**Q6: Considering just the maximum number of pins on the FPGA, how many SOPC systems like the one you built could fit on the FPGA?**

$$\frac{457}{57} = 8.02 \approx 8$$

You would be able to fit approximately 8 SOPC systems if we are focused on pin count.

### 3.2 Wrap-up

Overall the Lab was an interesting introduction to the concept of software/hardware codesign. Since this concept is very important, I would hope that this would be covered in greater detail prior to completing the lab to help with understanding more.