### Group 11, L02

Anish Paramsothy, paramsa, 400300097 Maryem Abdullatif, abdulm41, 400297192



# Lab 4: SDRAM Controller Interface

MECHTRON 3TB4 POSTLAB, McMaster University

Date Submitted: March 21st, 2025

Due Date: March 24th, 2025

## ${\bf Contents}$

1	Introduction	2
_	Part 1 - Pre-lab 2.1 Module Creation	<b>2</b>
	Conclusion 3.1 Post-lab Questions	
	3.2 Wrap-up	11

#### 1 Introduction

Lab 4 Introduced us to the concept of software/hardware codesign, as we were tasked to create an SOPC system, use a SDRAM chip and analyze the output of our C code through a Signal Tap Logic Analyzer.

#### 2 Part 1 - Pre-lab

#### 2.1 Module Creation

After recovering the lab4.qar, we needed to update the modules so they could work alongside the system and code that was created.

We needed to first update the SDRAM\_Controller.v module to include correct output assignments.

```
2 *
3 * Module:
                  SDRAM_Controller
4 * Description:
5 *
         This module is used for the sram controller for MT3TB4 Lab 4
  'timescale 1ns / 1ps
10 module SDRAM_Controller ( //the ports sequence follows the sequence of wires in the
      diagram in the lab manual
          //signals through Avalon Interface:
11
                     clock,
12
          input
          input
13
                      reset_n,
          input
                      chipselect,
14
15
          input
                      write_n,
                      read_n,
          input
16
17
          input [1:0] byteenable_n,
          input [24:0] address, //2's power of 25 is 33,554,432 that is 32M. (16
18
      bits word, that makes capable for 64MBytes)
   input [15:0] write_data,
19
          output [15:0] read_data,
20
21
          output
                      wait_request,
                      data_validation,
22
          output
23
          //signals between Conroller and SDRAM:
24
25
          inout [15:0] DRAM_DQ,
26
          output [12:0] DRAM_ADDR,
27
          output [1:0] DRAM_BA,
28
      // output
                      DRAM_CLK,
29
                      DRAM_CKE,
          output
30
                      DRAM_LDQM,
31
          output
          output
                      DRAM_UDQM,
32
33
          output
                      DRAM_WE_N,
                      DRAM_CAS_N,
34
          output
                      DRAM_RAS_N,
35
          output
36
          output
                      DRAM_CS_N
37
38);
39
          wire
                      clock_wire/*synthesis keep*/;
                      reset_n_wire/*synthesis keep*/;
          wire
41
                      chipselect_wire/*synthesis keep*/;
          wire
42
43
          wire
                      write_n_wire/*synthesis keep*/;
                      read_n_wire/*synthesis keep*/;
          wire
44
          wire [1:0] byteenable_n_wire/*synthesis keep*/;
```

```
wire [24:0] address_wire/*synthesis keep*/; //2's power of 25 is
       33,554,432 that is 32M. (16 bits word, that makes capable for 64MBytes)
                 [15:0] write_data_wire/*synthesis keep*/;
47
           wire
                       Wait_request_wire/*synthesis keep*/;
           wire
48
                       data_validation_wire/*synthesis keep*/;
49
           wire
51
           reg [15:0] read_data_reg/*synthesis preserve*/;
52
53
           //wire [15:0] read_data_wire/*synthesis keep*/;
54
           //signals between Conroller and SDRAM:
55
56
                  [15:0]
57
                         DRAM_DQ_wire/*synthesis keep*/;
                  [12:0] DRAM_ADDR_wire/*synthesis keep*/;
58
           wire
59
           wire
                 [1:0]
                         DRAM_BA_wire/*synthesis keep*/;
60
           wire
                       DRAM_CKE_wire/*synthesis keep*/;
61
           wire [1:0]
                         DRAM_DQM_wire/*synthesis keep*/;
                                                               //higher bit for UDQM ,
63
       lower bit for LDQM
64
           wire
                       DRAM_WE_N_wire/*synthesis keep*/;
           wire
                        DRAM_CAS_N_wire/*synthesis keep*/;
65
                       DRAM_RAS_N_wire/*synthesis keep*/;
66
           wire
                       DRAM_CS_N_wire/*synthesis keep*/;
           wire
67
68
           wire [15:0]
69
                         m_data_wire;
           wire
                       output_enable_wire;
70
71
           DE1_SoC_QSYS_sdram my_sdram (
72
73
                                // inputs:
                                .az_addr(address_wire),
74
                                .az_be_n(byteenable_n_wire),
75
                                .az_cs(chipselect_wire),
76
                                .az_data(write_data_wire),
77
                                .az_rd_n(read_n_wire),
78
                                .az_wr_n(write_n_wire),
79
                                .clk(clock_wire),
80
81
                                .reset_n(reset_n_wire),
82
83
                                // outputs:
                                //.za_data(read_data_wire),
                                                                //can not get read_data
84
       from here.
                                .za_valid(data_validation_wire),
85
                                .za_waitrequest(Wait_request_wire),
86
87
                                .zs_addr(DRAM_ADDR_wire),
                                .zs_ba(DRAM_BA_wire),
88
                                .zs_cas_n(DRAM_CAS_N_wire),
89
                                .zs_cke(DRAM_CKE_wire),
90
                                .zs_cs_n(DRAM_CS_N_wire),
91
                                //.zs_dq(DRAM_DQ_wire),
92
                                .zs_dqm(DRAM_DQM_wire),
93
94
                                .zs_ras_n(DRAM_RAS_N_wire),
                                .zs_we_n(DRAM_WE_N_wire),
95
                                            .output_enable(output_enable_wire),
96
97
                                             .internal_m_data(m_data_wire)
                                );
98
99
       //=======Make connections ============
100
101
           assign
                       DRAM_DQ=output_enable_wire?m_data_wire:{16{1'bz}} ;
103
           //this way works , get data from za_data port does not works.
104
           always @(posedge clock or negedge reset_n) //must be synchronize with the
       clock!
          begin
106
         if (reset_n == 0)
107
```

```
read_data_reg <= 0;</pre>
                else
109
                    read_data_reg <= DRAM_DQ;</pre>
110
111
           end
           assign
                        clock_wire=clock;
113
                        reset_n_wire=reset_n;
114
           assign
           assign
                        chipselect_wire=chipselect;
116
           assign
                        write_n_wire=write_n;
           assign
                        read_n_wire=read_n;
118
           assign
                        byteenable_n_wire=byteenable_n;
           assign
                        address_wire=address; //2's power of 25 is 33,554,432 that is
119
       32M. (16 bits word, that makes capable for 64MBytes)
                        write_data_wire=write_data;
120
           assign
           //output signals
123
124
           assign
                        read_data=read_data_reg;
125
           //assign
                          read_data=read_data_wire; //can not get read_data from the
126
       za_data port
127
128
           assign
                        wait_request=Wait_request_wire;
                        data_validation=data_validation_wire;
           assign
130
           //signals between Conroller and SDRAM:
132
                        DRAM_UDQM=DRAM_DQM_wire[1];
                                                          //higher bit for UDQM , lower bit
133
           assign
       for LDQM
           assign
                        DRAM_LDQM=DRAM_DQM_wire[0];
135
       // =======Make more necessary connections============
136
137
           assign
                        DRAM_CKE=DRAM_CKE_wire;
138
           assign
                        DRAM_ADDR=DRAM_ADDR_wire;
139
                        DRAM_BA=DRAM_BA_wire;
           assign
140
141
           assign
                        DRAM_WE_N=DRAM_WE_N_wire;
                        DRAM_CAS_N=DRAM_CAS_N_wire;
142
           assign
           assign
                        DRAM_RAS_N=DRAM_RAS_N_wire;
143
144
           assign
                        DRAM_CS_N=DRAM_CS_N_wire;
145
146 endmodule
```

The SDRAM Circuit is also shown:





Figure 1: SDRAM Controller Circuit

Then we needed to instantiate the SOPC system in the top-level module.

```
3 * Module:
4 * Description:
    This module is the top level module of MT3TB4 Lab 4
9 module lab4 (
            CLOCK_50,
10 input
11 input [0:0] KEY,
12 input [7:0] SW,
13 output [7:0] LEDR,
                              //for reset
15 // Bidirectionals
16 inout [15:0] DRAM_DQ,
17
18 // Outputs
19
20 output
         [12:0] DRAM_ADDR,
output [1:0] DRAM_BA,
                DRAM_LDQM, //data mask; when it is low, the DQ is valid for reading
22 output
    and writing.
23 output DRAM_UDQM,
24 output
               DRAM_RAS_N,
               DRAM_CAS_N,
DRAM_CLK,
25 output
26 output
               DRAM_CKE,
27 output
28 output
               DRAM_WE_N,
29 output
               DRAM_CS_N
30
31 );
32
33 // Internal Wires
35 assign LEDR=SW;
37 //Instantiate your sopc_system module generated by Platform Designer.
39
40 sopc_system controller (
   // example ports
41
        .clk_clk(CLOCK_50),
                                      //
                                                 clk.clk
42
        .reset_reset_n(KEY[0]),
                                     //
                                              reset.reset_n
        .sdram_addr_export(DRAM_ADDR),
44
        .sdram_ba_export(DRAM_BA),
45
         .sdram_cas_n_export(DRAM_CAS_N),
46
        .sdram_cke_export(DRAM_CKE),
47
48
        .sdram_clk_clk(DRAM_CLK),
        .sdram_cs_n_export(DRAM_CS_N),
49
50
         .sdram_dq_export(DRAM_DQ),
         .sdram_ldqm_export(DRAM_LDQM),
51
        .sdram_ras_n_export(DRAM_RAS_N),
52
        .sdram_udqm_export(DRAM_UDQM),
         .sdram_we_n_export(DRAM_WE_N)
54
         // more ports
55
56
57
    );
59 endmodule
```

The Top level SOPC circuit can be seen below:






Figure 2: SOPC RTL

After completing the modules, we compiled the code to ensure there were no errors.




Figure 3: Compilation Report

The final portion was developing the C code for writing and reading char, short, and int, ensuring that the value written is the same as the one that is read.

```
1 #include "system.h"
2 #include <stdio.h>
3
```

```
4 #define BASE SDRAM_CONTROLLER_O_BASE
6 #define MAXNUM_WORDS SDRAM_CONTROLLER_O_SPAN/2
7 //For the SDRAM on DE1-SoC, the size is 64MB=67108864 Byte (SDRAM_SPAN)
9 int main()
10 {
11
      printf("Hello from MT3TB4 Group 11!\n");
12
13
      int char_err_num=0, short_err_num=0, int_err_num=0;
14
1.5
16
      char * char_ptr;
17
18
      char aChar;
19
      short *short_ptr;
20
      short aShort;
21
22
      int *int_ptr;
23
24
     int aInt;
25
26
      int charsize, shortsize, intsize;
27
28
      charsize=sizeof(aChar);
29
      shortsize=sizeof(aShort);
      intsize=sizeof(aInt);
30
      printf("the size
of char, short, int are: %d, %d, %d\n", charsize, short
size,
31
      intsize);
          //-----TEST CHAR-----
33
34
          printf("\n writing chars....\n");
35
          for (i=0; i<MAXNUM_WORDS*2; i++) {</pre>
36
                  *(char*)(BASE+i)=i\%128; // to be safe, use 128 rather than 256
37
38
39
          printf("\n testing chars....\n");
40
          for (i=0; i<MAXNUM_WORDS*2; i++) {</pre>
41
42
              if (* (char*)(BASE+i)!=i%128){ // or ....(char)i, if not i%128
                      char_err_num++;
43
                  }
44
45
46
47
              printf("Testing Char: the total numbers of error is : %i\n" ,char_err_num
      );
48
49
50
51
          //-----TEST SHORT-----
52
53
              printf(" \n writing short.....\n");
54
              for (i=0; i<MAXNUM_WORDS; i++) {</pre>
55
              //for (i=0; i<32767; i++) {
56
                  *(short*)(BASE+i*2)=i%32767; // short, uses two bytes
57
58
59
60
              printf(" \n testing short.....\n");
61
              for (i=0; i<MAXNUM_WORDS; i++) {</pre>
62
              //for (i=0; i<32767; i++) {
63
                  if (*(short*)(BASE+i*2)!=i%32767) {
64
                      short_err_num++;
65
                  \} // short, uses two bytes
66
```

```
}
69
70
71
                printf(" \n testing short.....\n");
72
       //
73
       //
74
75
       //
                printf("Testing Short: the total numbers of error is : i\",
76
       short_err_num);
77
           //----TEST INT
78
79
                printf(" \n writing integer....\n");
80
                for (i=0; i<MAXNUM_WORDS/2; i++) {</pre>
81
                    *(int*)(BASE+i*4)=i; // int, use 4 bytes
83
84
85
                printf(" \n testing integer....\n");
86
                for (i=0; i<MAXNUM_WORDS/2; i++) {</pre>
87
                    if (*(int*)(BASE+i*4)!=i) {
88
89
                         int_err_num++;
                    } // int, use 4 bytes
90
91
                }
92
93
94
                printf("Testing Integer: the total numbers of error is : i\i\n" ,
95
       int_err_num);
                //
96
97
98
       //
                printf("Testing Completed.\n");
99
100
       return 0;
101 }
```

The final output of the C code is shown below:




Figure 4: Software Output in NIOS II

The code is able to successfully write chars, shorts, and ints into memory, and correctly read them back in the same order, which signifies that there is no error in the writing or reading process.

We have also provided a few screenshots of the Signal Tap Analyzer window during each of the processes.



Figure 5: Testing char



Figure 6: Writing short



Figure 7: Writing int

#### 3 Conclusion

#### 3.1 Post-lab Questions

Q1: Using screen shots taken in the "Develop Software" part of the lab explain the following:

#### a) Why does it appear that writing takes less clock cycles than reading?

The reason that writing takes less clock cycles than reading is that it requires less steps to complete the process. For writing, data is already fetched and the operation just includes placing it into a cache/register. For reading, the data needs to be fetched/retrieved from a specific location, meaning it requires this extra layer of access and can thus take more clock cycles.

## b) While reading or writing a char value, e.g. 5, why does the SDRAM\_DQ show values such as 0x0505 instead of 0x0005?

We know that a char is represented in 8 bits, while the hexadecimal 0x0000 represents 16 bits, since each digit that makes up the hexadecimal represents 4 bits. Since the 8-bit char occupies half of the space in the hexadecimal number, it means that two chars can fit into the 16-bit word. Since there is

a possibility for two chars to exist in the same word, when a 8-bit char is fed in the memory controller, it may replicate the value in both bytes of the 16-bit word. This wil lead to 0x0505.

# c) While reading or writing two consecutive char values, e.g. 5 and 6 using memory locations 0x0000 and 0x0001, why does the SDRAM\_ADDR show the same 0x0000 value for both locations?

The reason the same 0x0000 value is shown for both locations (0x0000 an 0x0001) is because a word address is assumed to be represented in two bytes, meaning that the first two bytes would share the same word address.

# Q2: What steps does the Avalon Interconnect take to write a 32-bit integer into the 16-bit SDRAM memory?

The first step is to map the memory location in SDRAM by retrieving an address to write to. It will then split the integer into 2, writing the MSB into memory, shifting the SDRAM address to the next one, and then writing the other 16 bits into memory.

As mentioned in the *Avalon Switch Fabric* document, a wider master results in multiple slave-read transfers to sequential addresses in the slaves address space (essentially splitting the master into small parts to be accessible by the slave).

Q3: Open the compilation report in Quartus, and report the following numbers:

- Total number of logic elements used by your circuit: 2,011/32,070
- Total number of memory bits used by your circuit: 1,100,800/4,065,280
- Total number of pins: 57/457
- The maximum number of logic elements that can fit on the FPGA used: 32,070

Q4: Considering just the maximum number of logic elements on the FPGA, approximately how many SOPC systems like the one you built could fit on the FPGA?

$$\frac{32,070}{2,011} = 15.94 \approx 15$$

You would be able to fit approximately 15 SOPC systems if we base this on logic elements used.

Q5: Considering just the maximum amount of memory available in the FPGA, approximately how many SOPC systems like the one you built could fit on the FPGA?

$$\frac{4,065,280}{1,100,800} = 3.69 \approx 3$$

You would be able to fit approximately 3 SOPC systems if we are looking at memory available.

Q6: Considering just the maximum number of pins on the FPGA, how many SOPC systems like the one you built could fit on the FPGA?

$$\frac{457}{57} = 8.02 \approx 8$$

You would be able to fit approximately 8 SOPC systems if we are focused on pin count.

## 3.2 Wrap-up

Overall the Lab was an interesting introduction to the concept of software/hardware codesign. Since this concept is very important, I would hope that this would be covered in greater detail prior to completing the lab to help with understanding more.