INST	MNEMONIC	ACTION	FORM	FUN 7	FUN 3	OPCODE
	LB RD, RS1, IMM	[RD] <- [[RS1 + IMM]] (Byte-word)			000	
	LH RD, RS1, IMM	[RD] <- [[RS1 + IMM]] (Half-word)			001	
LOAD	LW RD, RS1, IMM	[RD] <- [[RS1 + IMM]] (word)	ı	-	010	0000011
(5)	LBU RD, RS1, IMM	[RD] <- [[RS1 + IMM]] (Byte-word Upper)	TYPE		100	
	LHU RD, RS1, IMM	[RD] <- [[RS1 + IMM]] (Half-word Upper)			101	
	SB RS1, RS2, IMM	[[RS1+IMM]] <- RS2 (Byte-word)			000	
STORE	SH RS1, RS2, IMM	[[RS1+IMM]] <- RS2 (Half-word)	S TYPE	-	001	0100011
(3)	SW RS1, RS2, IMM	[[RS2+IMM]] <- RS1 (word)			010	
	SLL RD, RS1, RS2	[RD] <- ([RS1] << [RS2])		0000000	001	
	SRL RD, RS1, RS2	[RD] <- ([RS1] >> [RS2])	R	0000000	101	0110011
SHIFTS	SRA RD, RS1, RS2	[RD] <- ([RS1] >>> [RS2])	TYPE	0100000	101	
(6)	SLLI RD, RS1, SHAMT	[RD] <- ([RS1] << IMM [4:0]) (lower 5 bits)		0000000	001	
	SRLI RD, RS1, SHAMT	[RD] <- ([RS1] >> IMM [4:0]) (lower 5 bits)	 TVDE	0000000	101	0010011
	SRAI RD, RS1, SHAMT	[RD] <- ([RS1] >>> IMM [4:0]) (lower 5 bits)	TYPE	0100000	101	
	ADD RD, RS1, RS2	[RD] <- [RS1] + [RS2]	R TYPE	0000000	000	0110011
	ADDI RD, RS1, IMM	[RD] <- [RS1] + IMM	I TYPE	-	000	0010011
	SUB RD, RS1, RS2	[RD] <- [RS1] - [RS2]	R TYPE	0100000	000	0110011
ARITH	LUI RD, IMM	[RD [31:12]] <- IMM; [RD [11:0]] <- 0's	U TYPE	-	-	0110111
(8)	MUL RD, RS1, RS2	[RD] <- [RS1]*[RS2](Stores lower bits, U*U)			000	
	MULH RD, RS1, RS2	[RD] <- [RS1]*[RS2](Stores upper bits, S*S)	D TVDE	0000001	001	0110011
	MULHSU RD, RS1, RS2	[RD] <- [RS1]*[RS2](Stores upper bits, S*U)	R TYPE	0000001	010	0110011
	MULHU RD, RS1, RS2	[RD] <- [RS1]*[RS2](Stores upper bits, U*U)			011	
	AND RD, RS1, RS2	[RD] <- [RS1] & [RS2]			111	
	OR RD, RS1, RS2	[RD] <- [RS1] [RS2]	R TYPE	0000000	110	0110011
LOGIC	XOR RD, RS1, RS2	[RD] <- [RS1] ^ [RS2]			100	
(6)	ANDI RD, RS1, IMM	[RD] <- [RS1] & IMM			111	
	ORI RD, RS1, IMM	[RD] <- [RS1] IMM	I TYPE	-	110	0010011
	XORI RD, RS1, IMM	[RD] <- [RS1] ^ IMM			100	
	SLT RD, RS1, RS2	[RD] <- 1'b1 if [RS1] < [RS2]	R		010	
CMP -	SLTU RD, RS1, RS2	[RD] <- 1'b1 if [RS1]< [RS2] (unsigned RS2)	TYPE	0000000	011	0110011
(4)	SLTI RD, RS1, IMM	[RD] <- 1'b1 if [RS1] < IMM	I		010	
`´ [SLTIU RD, RS1, IMM	[RD] <- 1'b1 if [RS1]< IMM (unsigned IMM)	TYPE	-	011	0010011
	BEQ RS1, RS2, IMM	[PC] <- [PC] + IMM if [RS1] === [RS2]	SB		000	
	BNE RS1, RS2, IMM	[PC] <- [PC] + IMM if !([RS1] === [RS2])	TYPE		001	
BRNCH	BLT RS1, RS2, IMM	[PC] <- [PC] + IMM if [RS1] < [RS2]	(offset) +/-		100	1100011
(6)	BGE RS1, RS2, IMM	[PC] <- [PC] + IMM if [RS1] >= [RS2]	4KB	-	101	
	BLTU RS1, RS2, IMM	[PC] <- [PC] + IMM if [RS1]< RS2](Unsigned)	(MULT		110	
	BGEU RS1, RS2, IMM	[PC]<-[PC]+IMM if [RS1]>= RS2] (Unsigned)	of 2)		111	

JUMP	JAL RD, IMM	[RD] <- [PC] + 4, [PC] <- [PC] + IMM	UJ	-	=	1101111
(2)	JALR RD, RS1, IMM	[RD] <- [PC] + 4, [PC] <- [PC] + [RS1] + IMM	I			1100111
Ю	IN	[RD] <- Input Port (32 bit data)	10	10		0000101
(2)	OUT	Output Port (32 bit data) <- ALU, DMEM	10	10		0000101
PC	AUIPC	[RD] <- [PC] + IMM [31:12]	U TYPE			0010111
FIXED	ADDF RD, RS1, RS2	[RD] <- [RS1][15:0] + [RS2][15:0]	R TYPE	0000010	000	0110011
POINT	MULF RD, RS1, RS2	[RD] <- [RS1][15:0] * [RS2][15:0]	R TYPE	0000010	001	0110011

^{*}Highlighted instructions not supported yet

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	-
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
8x	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller

nop	addi x0, x0, 0	No operation	
li rd, immediate	Myriad sequences	Load immediate	
mv rd, rs	addi rd, rs, 0	Copy register	
not rd, rs	xori rd, rs, -1	One's complement	
neg rd, rs	sub rd, x0, rs	Two's complement	
negw rd, rs	subw rd, x0, rs	Two's complement word	
sext.w rd, rs	addiw rd, rs, 0	Sign extend word	
segz rd, rs	sltiu rd, rs, 1	Set if $=$ zero	
snez rd, rs	sltu rd, x0, rs	Set if \neq zero	
sltz rd, rs	slt rd, rs, x0	Set if < zero	
sgtz rd, rs	slt rd, x0, rs	Set if $>$ zero	
9	•		
beqz rs, offset	beq rs, x0, offset	Branch if $=$ zero	
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero	
blez rs, offset	bge x0, rs, offset	Branch if \leq zero	
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero	
bltz rs, offset	blt rs, x0, offset	Branch if $<$ zero	
bgtz rs, offset	blt x0, rs, offset	Branch if $>$ zero	
bgt rs, rt, offset	blt rt, rs, offset	Branch if >	
ble rs, rt, offset	bge rt, rs, offset	Branch if \leq	
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if $>$, unsigned	
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if \leq , unsigned	
j offset	jal x0, offset	Jump	
jal offset	jal x1, offset	Jump and link	
jr rs	jalr x0, rs, 0	Jump register	
jalr rs	jalr x1, rs, 0	Jump and link register	
ret	jalr x0, x1, 0	Return from subroutine	