

UART


By: Negar Aghapour

12 Oct 2019

FPGA-based Embedded System Design


School of Electrical and Computer Engineering, College of Engineering
University of Tehran

Design, Verification &
Debugging of Embedded
Systems LAB



Lab1


2/53



Device Driver

- Computer program
- Operates or controls a particular type of device that is attached to a computer
- Program device driver for serial connections based on RS232 protocol
- Using asynchronous UART communication

UART





UART

5/53

- Universal Aynchronous Receiver Transmitter
- The circuit sends parallel data through a serial line
- Serial communication without external clock signal
- In RS-232, serial port implemented with UART
- Very cheap communication
 - Needs one wire for serial communicate

UART

6/53



UART character transmission

7/53

Idle bus \rightarrow Data frame \rightarrow Idle bus

Data frame:

start bit \rightarrow Data \rightarrow parity (if needed) \rightarrow stop bit

Idle state: The bus is in high voltage (*logic 1*)

Start bit: Put *logic 0* on bus

Data: Useful data

Parity: Is sent to check for transmission error

Stop bit: Put *logic 1* on bus

UART character transmission

8/53


Idle bus → Data frame → Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit

Stop bit: 1, 1.5 or 2 bit



Idle bus

UART character transmission


Idle bus → Data frame → Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit

Stop bit: 1, 1.5 or 2 bit



UART character transmission


Idle bus \rightarrow Data frame \rightarrow Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit (from LSB to MSB)

Parity: 0 or 1 bit

Stop bit: 1, 1.5 or 2 bit



UART character transmission


Idle bus \rightarrow Data frame \rightarrow Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit

Stop bit: 1, 1.5 or 2 bit



UART character transmission

12/53


Idle bus \rightarrow Data frame \rightarrow Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit


Stop bit: 1, 1.5 or 2 bit



UART character transmission

13/53

- Receiver should sample in middle of bits




- ✓ Transmitter and receiver agree on the same baud rate

UART character transmission

14/53

- If receiver samples quickly:




✗ Receiver receives wrong data

UART character transmission

15/53

- If receiver samples slowly:



✗ Receiver receives wrong data

Basics of serial communication

16/53

- **Bit rate:**
Number of bits sent every second (BPS)
- **Baud rate:**
Number of symbols sent every second

Standard bit rates:

100, 200, 300, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200 bps.

Basics of serial communication

➤ Example:

- 9600 baud rate
- 10MHz clock frequency

In one seconds clock signal has 10^7 cycles

We have 2400 symbol every second

Baud tick should clock every $10^7/9600=1041.66$ cycle

Clock divided by 1041

Basics of serial communication

18/53

➤ Example:

- 9600 baud rate
- 10MHz clock frequency


$$\text{New baud rate} = 10\text{MHz}/1041 = 9606.147$$

$$\text{Error} = (9606-9600)/9600 * 100 = 0.06\% \leq 0.3\% \checkmark$$


UART character transmission

19/53

Transmitter:



Receiver:




Oversampling helps receiver get correct data

UART character transmission


20/53

Transmitter:




Receiver:

LAB1





Required modules

1. Baud tick generator
2. Transmitter
3. Receiver



Required modules

1. Baud tick generator
2. Transmitter
3. Receiver




Baud tick generator

Baud tick generator




1. Calculate division factor (N)
 - clock frequency
 - baud-rate
 - oversampling
2. Use up-counter counting to N
3. Tick every N cycle

Baud tick generator




26/53


Transmitter



Transmitter




8n1 = No parity, 1 stop bit




Send: idle bit = 1

Transmitter




8n1 = No parity, 1 stop bit




Send: start bit = 0

Transmitter




8n1 = No parity, 1 stop bit




Send: data[0]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[1]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[2]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[3]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[4]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[5]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[6]

Transmitter




8n1 = No parity, 1 stop bit




Send: data[7]

Transmitter



8n1 = No parity, 1 stop bit




Send: stop bit = 1


Receiver

Receiver

40/53




8n1 = No parity, 1 stop bit




Receive: idle bit = 1

Receiver

41/53




8n1 = No parity, 1 stop bit




Receive: start bit = 0

Wait for sample signal

Receiver




8n1 = No parity, 1 stop bit




Receive : data[0]

Receiver

43/53




8n1 = No parity, 1 stop bit




Receive : data[1]

Receiver




8n1 = No parity, 1 stop bit




Receive : data[2]

Receiver




8n1 = No parity, 1 stop bit




Receive : data[3]

Receiver

46/53




8n1 = No parity, 1 stop bit




Receive : data[4]

Receiver




8n1 = No parity, 1 stop bit




Receive : data[5]

Receiver

48/53




8n1 = No parity, 1 stop bit




Receive : data[6]

Receiver

49/53




8n1 = No parity, 1 stop bit




Receive : data[7]

Receiver



8n1 = No parity, 1 stop bit




Receive : stop bit = 1

Receiver

51/53


sample signal state machine



Lab1

52/53

Write top_module code



Thanks for your attention

THANKS FOR YOUR ATTENTION

