



By: Negar Aghapour


12 Oct 2019

FPGA-based Embedded System Design

School of Electrical and Computer Engineering, College of Engineering University of Tehran



### Lab1





### Device Driver

- Computer program
- Operates or controls a particular type of device that is attached to a computer
- Program device driver for serial connections based on RS232 protocol
- Using asynchronous UART communication






5/53


- <u>Universal Asynchronous Receiver Transmitter</u>
- > The circuit sends parallel data through a serial line
- > Serial communication without external clock signal
- ➤ In RS-232, serial port implemented with UART
- > Very cheap communication
  - Needs one wire for serial communicate



6/53









### UART character transmission

Idle bus --- > Data frame --- Idle bus

Data frame:

start bit --- Data --- parity (if needed) --- stop bit

Idle state: The bus is in high voltage (logic 1)

Start bit: Put logic 0 on bus

Data: Useful data

Parity: Is sent to check for transmission error

Stop bit: Put logic 1 on bus



### UART character transmission


Idle bus --- > Data frame --- Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit

Stop bit: 1, 1.5 or 2 bit



Idle bus




### UART character transmission

Idle bus --- > Data frame --- Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit






### UART character transmission

Idle bus --- Data frame --- Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit (from LSB to MSB)

Parity: 0 or 1 bit






### UART character transmission

Idle bus --- > Data frame --- Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit

Parity: 0 or 1 bit






### UART character transmission

Idle bus --- > Data frame --- Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bit


Parity: 0 or 1 bit





### UART character transmission

> Receiver should sample in middle of bits




✓ Transmitter and receiver agree on the same baud rate



### UART character transmission

> If receiver samples quickly:




\* Receiver receives wrong data



### UART character transmission

> If receiver samples slowly:



\* Receiver receives wrong data



### Basics of serial communication

Bit rate:

Number of bits sent every second (BPS)

Baud rate:

Number of symbols sent every second

Standard bit rates:

100, 200, 300, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200 bps.



### Basics of serial communication

- > Example:
- 9600 baud rate
- 10MHz clock frequency

In one seconds clock signal has  $10^7$  cycles We have 2400 symbol every second Baud tick should clock every  $10^7/9600=1041.66$  cycle

Clock divided by 1041



### Basics of serial communication

- 18/53
- > Example:
- 9600 baud rate
- 10MHz clock frequency

New baud rate = 10MHz/1041 = 9606.147


Error =  $(9606-9600)/9600 * 100 = 0.06\% \le 0.3\%$ 



### UART character transmission

19/53

FPGA-based Embedded System Design




Oversampling helps receiver get correct data



### UART character transmission

20/53

FPGA-based Embedded System Design






### LAB1



### Required modules

- 1. Baud tick generator
- 2. Transmitter
- 3. Receiver





### Required modules

- 1. Baud tick generator
- 2. Transmitter
- 3. Receiver

Transmitter
Baud tick
generator


Receiver
Baud tick
generator



## Baud tick generator




### Baud tick generator



- 1. Calculate division factor (N)
  - clock frequency
  - baud-rate
  - oversampling
- 2. Use up-counter counting to N
- 3. Tick every N cycle



### Baud tick generator







### **Transmitter**



### Transmitter




### 8n1 = No parity, 1 stop bit




Send: idle bit = 1



### Transmitter




### 8n1 = No parity, 1 stop bit




Send: start bit = 0



#### Transmitter




### 8n1 = No parity, 1 stop bit




Send: data[0]



### Transmitter



### 8n1 = No parity, 1 stop bit




Send: data[1]




31/53

FPGA-based Embedded System Design

### Transmitter




### 8n1 = No parity, 1 stop bit




Send: data[2]



#### Transmitter




### 8n1 = No parity, 1 stop bit




Send: data[3]



#### Transmitter




### 8n1 = No parity, 1 stop bit




Send: data[4]



#### Transmitter




### 8n1 = No parity, 1 stop bit




Send: data[5]



### Transmitter



### 8n1 = No parity, 1 stop bit




Send: data[6]




36/53

#### Transmitter




## 8n1 = No parity, 1 stop bit




Send: data[7]



#### Transmitter



## 8n1 = No parity, 1 stop bit




Send: stop bit = 1




## Receiver



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive: idle bit = 1



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive: start bit = 0 Wait for sample signal



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive : data[0]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive: data[1]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive: data[2]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive: data[3]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive : data[4]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive : data[5]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive : data[6]



#### Receiver




## 8n1 = No parity, 1 stop bit




Receive : data[7]



#### Receiver



## 8n1 = No parity, 1 stop bit




Receive : stop bit = 1



## Receiver


## sample signal state machine





## Lab1

Write top module code





# Thanks for your attention



