main_fpga_aes_256 Project Status (05/07/2019 - 10:50:52)						
Project File:	AES_256_Faking.xise	Parser Errors:	No Errors			
Module Name:	main_fpga_aes_256	Implementation State:	Programming File Generated			
Target Device:	xc6slx75-3csg484	• Errors:	No Errors			
Product Version:	ISE 14.7	• Warnings:	21 Warnings (5 new)			
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed			
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met			
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)			

Device Utilization Summary [_]							
Slice Logic Utilization	Used	Available	Utilization	Note(s)			
Number of Slice Registers	6,734	93,296	7%				
Number used as Flip Flops	6,734						
Number used as Latches	0						
Number used as Latch-thrus	0						
Number used as AND/OR logics	0						
Number of Slice LUTs	5,493	46,648	11%				
Number used as logic	5,313	46,648	11%				
Number using O6 output only	4,686						
Number using O5 output only	0						
Number using O5 and O6	627						
Number used as ROM	0						
Number used as Memory	0	11,072	0%				
Number used exclusively as route-thrus	180						
Number with same-slice register load	180						
Number with same-slice carry load	0						
Number with other load	0						
Number of occupied Slices	2,822	11,662	24%				
Number of MUXCYs used	92	23,324	1%				
Number of LUT Flip Flop pairs used	9,118						
Number with an unused Flip Flop	2,766	9,118	30%				
Number with an unused LUT	3,625	9,118	39%				
Number of fully used LUT-FF pairs	2,727	9,118	29%				
Number of unique control sets	41						
Number of slice register sites lost to control set restrictions	58	93,296	1%				
Number of bonded <u>IOBs</u>	35	328	10%				
Number of LOCed IOBs	35	35	100%				
IOB Flip Flops	5						
Number of RAMB16BWERs	0	172	0%				
Number of RAMB8BWERs	8	344	2%				
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%				
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%				
Number of BUFG/BUFGMUXs	2	16	12%				
Number used as BUFGs	2						
Number used as BUFGMUX	0						
Number of DCM/DCM_CLKGENs	0	12	0%				
Number of ILOGIC2/ISERDES2s	0	442	0%				

Number of IODELAY2/IODRP2/IODRP2_MCBs		442	0%	
Number of OLOGIC2/OSERDES2s		442	1%	
Number used as OLOGIC2s				
Number used as OSERDES2s				
Number of BSCANs		4	0%	
Number of BUFHs	0	384	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	132	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	4	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	6	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs		1	0%	
Number of SUSPEND_SYNCs		1	0%	
Average Fanout of Non-Clock Nets				

Performance Summary	[±]
Detailed Reports	[±]
·	
Secondary Reports	<u>[±]</u>

Date Generated: 05/19/2019 - 15:07:21