Uvodna vježba iz Digitalne elektronike

Damjan Prerad

Profesor na predmetu: Branko Blanuša

branko.blanusa@etf.unibl.org


Asistent na predmetu: Damjan Perad

damjan.prerad@etf.unibl.org

- Vježbe će se izvoditi online
- Svaka vježba se boduje i potrebno je da je uradite samostalno
- Na vježbama za koje je potrebno biće postavljen pripremni materijal

- Za izradu prvog dijela vježbi vježbi koristiće se GHDL softver za kompilaciju i simulaciju VHDL koda
 - https://github.com/ghdl/ghdl
- Za izradu drugog dijela vježbi koristiće se Proteus softverski paket <u>www.labcenter.com/downloads/</u>

GHDL softver možete preuzeti sa GitHub stranice:



- Otići na releases i zatim preuzeti verziju v0.37

(ghdl-0.37.mingw32-mscode.zip)

<u>v0.37</u>


Downloads (all): downloads@v0.37 24k

ghdl-0.37-buster-mcode-gpl.src.tgz	3.85 MI
	2.68 MI
ghdl-0.37-buster-mcode-synth.tgz	3.57 MI
ghdl-0.37-buster-mcode.tgz	3.01 M
♦ ghdl-0.37-fedora31-llvm.tgz	6.55 M
ghdl-0.37-fedora31-mcode.tgz	2.93 M
	2.22 M
ghdl-0.37-mingw32-mcode.zip	4.89 M
	20 M
	6.51 M
♦ ghdl-0.37-ubuntu16-mcode.tgz	2.89 M
♦ ghdi.1	165 K

Preuzete fajlove ekstraktovati u folder po želji




Putanju (vaša putanja)/bin dodati u Environment Path




(Primjer putanje E:\Ghdl\GHDL_soft\bin)


Priskom na *windows* dugme dobijate mogućnost unosa teksta. Tu ćete potražiti System environment variables.




Zatim "Environment Variables"



Zatim u PATH varijablu dodati prethodno navedenu putanju.





Da bi se mogli vizuelizovati rezultati simulacije, potrebano je preuzeti GTKWave softver.

gtkwave.sourceforge.net/

Welcome to GTKWave

GTKWave is a fully featured GTK+ based wave viewer for Unix, Win32, and Mac OSX which reads LXT, LXT2, VZT, here.



For svn acco

Native Win32 and OSX binaries are available <u>here</u>, however if you are a Windows user running Cygwin, running under t A Mac port can be found both <u>here</u> and <u>here</u>.

Ports to other platforms which GTK supports should be trivial.



- Ponovo ekstraktujete preuzete fajlove u željeni folder i dodate bin folder od GTKWave softvera u PATH varijablu kao i za GHDL.

Primjer putanje:



E:\Ghdl\GHDL_soft\gtkwave\bin

Sada je sve spremno da testirate instalirani softver.

Otvorite editor teksta po izboru. Preporuka: koristite VSC (Visual Studio Code)

code.visualstudio.com



end rtl;

Napravite novi fajl, pod nazivom prviTest.VHDL i u njega unesite: library IEEE; use IEEE.std logic 1164.all; entity or gate is port(a: in std_logic; b: in std_logic; q: out std logic); end or gate; architecture rtl of or gate is begin process(a, b) is begin $q \le a \text{ or } b$; end process;

Zatim ponovo napravite novi fajl (prviTestTestbench.VHDL) i unjega unesite testbenč za prethodno napisano ILI kolo u prvom testu.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity testbench is
end testbench;
architecture tb of testbench is

component or_gate is
port(
    a: in std_logic;
    b: in std_logic;
    d: out std_logic;
    end component;
signal a_in, b_in, q_out: std_logic;
begin

DUT: or_gate port map(a_in, b_in, q_out);
```

```
process
 begin
  a in <= '0':
  b in <= '0';
  wait for 1 ns:
  assert(q_out='0') report "Fail 0/0" severity error;
  a in <= '0':
  b in <= '1';
  wait for 1 ns:
  assert(q_out='1') report "Fail 0/1" severity error;
  a in <= '1';
  b in <= 'X':
  wait for 1 ns:
  assert(q_out='1') report "Fail 1/X" severity error;
  a in <= '1':
  b in <= '1';
  wait for 1 ns:
  assert(q_out='1') report "Fail 1/1" severity error;
  -- Clear inputs
  a in <= '0';
  b in <= '0';
  assert false report "Test done." severity note;
  wait:
 end process;
end tb:
```


Sada kada je VHDL kod i testbenč napisan. Potrebno je kompajlirati kod i izvršiti simulaciju.

Na linku se nalazi detaljno opisan GHDL softver: ghdl.free.fr/ghdl/index.html


Otvorite command shell ili Power shell i postavite se na mjesto gdje ste sačuvali

vaše VHDL fajlove.

Da bi ste dobili opciju
Open PowerShell window here
Potrebno je da držite taster shift
I izvršite desni pritisak miša na
Prazan prostor.



Prikaz dijela prozora PowerShell-a



Da biste kompajlirai vaš VHDL kod, u powerShell unesite naredbu:

ghdl -a prviTest.vhdl

Izvršenje ove naredbe rezultuje CF File fajlom (npr. work-obj93.cf) ili greškom u slučaju da imate nekih nepravilnosti u VHDL kodu. Kada dobijete cf fajl, to znači da vaš VHDL nema greške u sintaksi.

Isto uraditi i za testbenč.

ghdl -a prviTestTestbench.vhdl

Nakon toga, napravite izvršni fajl tako što pokrenete testbenč naredbom u powerShell-u

ghdl -e or_gate

(or_gate je naziv komponente koja se testira)

Za vizuelizaciju signala iz simulacije koristi se GTKWave.

Prije vizuelizacije se izvršava naredba:

ghdl -r or_gate --vcd=prviTest_vcd.vcd

da bi se dobio vcd fajl.

Nakon toga naredbu:

gtkwave prviTest vcd.vcd

za vizuelizaciju.

```
Windows PowerShell
PS E:\Ghdl\GHDL_soft\prviTest> ghdl -a prviTest.vhdl
PS E:\Ghdl\GHDL_soft\prviTest> ghdl -a prviTestTestbench.vhdl
PS E:\Ghdl\GHDL_soft\prviTest> ghdl -e tb
E:\Ghdl\GHDL_soft\GHDL\0.37-mingw32-mcode\bin\ghdl.exe: cannot find entity or configuration tb
PS E:\Ghdl\GHDL_soft\prviTest> ghdl -e or_gate
PS E:\Ghdl\GHDL_soft\prviTest> ghdl -r testbench --vcd=prviTest_vcd.vcd
prviTestTestbench.vhdl:50:5:@4ms:(assertion note): Test done.
PS E:\Ghdl\GHDL_soft\prviTest> gtkwave prviTest_vcd.vcd
GTKWave Analyzer v3.3.100 (w)1999-2019 BSI GTKWave-prviTest_vcd.vcd
[0] start time.
                                                                                                  From: 0 sec
                                                                                                             To: 4 ms
                                                                                                                         Marker: 2127 us | Cursor: 70 us
[4000000000000] end time.
                                                                                    Time
                                                                 testbench
                                                                                    a in=1
                                                                                    b in=x
                                                                                   g out =1
                                                                 Type | Signals
                                                                 req q_out
```