Computer Systems II

Li Lu

Room 605, CaoGuangbiao Building li.lu@zju.edu.cn

https://person.zju.edu.cn/lynnluli



About the Class




Talk about this course


- What have you learned from the previous course?
 - Digital Logic, basic instruction set design, CPU design (mainly on single-cycle CPU), etc.
- What will be covered in this course and what you can get from this course?
 - Move forward one step to learn more complex CPU design
 - Begin to explore the principle of Operating Systems
 - Know not only what by also why



How to Prepare for the Class

- Textbook (Computer Organization and Design: The Hardware/Software Interface RISC-V Edition; Operating System Concepts)
- References
- Teaching Components
 - Lectures
 - Labs





Course Topics

- Instruction Classification and Design Principle ~ 1 week
- Concept, Category, Architecture and Design of Pipeline CPU ~ 2 weeks
- Hazard of Pipeline CPU ~ 2 weeks
- Software/Hardware Interfaces ~ 1 week
- Introduction of OS ~ 2 weeks
- Interrupt ~ 1 week
- Process and Thread ~ 2 weeks
- Scheduling, Synchronization and Deadlock ~ 3 weeks
- Final Review ~ 1 week



Instructor & TA

- Instructors
 - Li Lu 卢立 (li.lu@zju.edu.cn)
 - Yajin Zhou 周亚金 (yajin_zhou@zju.edu.cn)
- TAs
 - Yangye Zhou 周扬叶 (1076192792@qq.com)
 - Jingjing Wang 王晶晶 (3200104880@zju.edu.cn)



Course Organization

- Lectures
 - Monday (Zijingang West 1-504)
 - 2:15 PM 3:50 PM
 - Thursday (Zijingang West 1-504)
 - 2:15 PM 3:50 PM
- Labs
 - Monday (Zijingang lab room)
 - 4:15 PM 5:50 PM (Only ODD weeks)
 - Thursday (Zijingang lab room)
 - 4:15 PM 5:50 PM (Every week)
 - No group, please work alone



Course Grading

•	Homework Assignment	10%

• TBD

- Projects 60%
 - Lab 0 CPU Design Review
 - Lab 1 Pipeline CPU Design with Stall
 - Lab 2 Hazard and Forwarding
 - Lab 3 Kernel Boot
 - Lab 4 Interrupt
 - Lab 5 Simple Scheduling
 - Lab 6 Running OS on CPU
- Final Exam 30%



Course Policy

- Academic integrity
 - We will strictly enforce the university, college, and department policies against academic dishonesty
 - Plagiarism in any form will not be tolerated!
- Unless otherwise noted, work turned in should reflect your independent capabilities
 - If unsure, note / cite sources and help
- Late work penalized 5%/day
 - No penalty for documented emergency or by prior arrangement in special circumstances



Systems I Review




Begin with Answering the Questions

- Why use binary in the computers?
- What is the architecture of computers?
- What is the inside of processor (CPU)?
- Why do? Why using the CPU to solve the problem?
- What are the basic principles of CPU/ISA design?
- How to design a CPU? And how to improve it?



Why use binary in the computers?




• The computer is composed of electronic components, and binary is the easiest to realize.

What is the architecture of computers?

problem algorithm program runtime system (VM OS MM) **ISA (architecture)** microarchitecture logic circuits electrons

What is the architecture of computers?



- Von Neumann structure: data and programs are in memory.
- CPU takes instructions and data from memory for operation and puts the results into memory.


Von Neumann Structure

What is the inside of Processor (CPU)?

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
- Cache memory
 - Small fast SRAM memory for immediate access to data




What is the inside of Processor (CPU)?





Why do? Why using the CPU to solve the problem?

Design methodology: General design






Program state machine (PSM)

Why do? Why using the CPU to solve the problem?

- Better way? Turing Machine
 - 1. An infinitely long paper tape TAPE
 - 2. A read/write head HEAD
 - 3. A set of control rules TABLE
 - 4. A state register



Turing Model: Marvin • Minsky (1967)

- Ideal vs. Universal
 - Ideal: cannot implement, because no unlimited tape exists
 - Universal: Long enough tape with head and tail connected, to replace the infinite long paper tape



Why do? Why using the CPU to solve the problem?

- CPU
 - General digital system
 - A Turing Machine
 - Implemented by Register Transmission Control Technology
 - Datapath
 - The component of processor that performs arithmetic operations
 - Control
 - The component of processor that commands the datapath, memory, and I/O device according to the instructions of the program


What are the basic principles of CPU/ISA design?

- Instruction Set
 - The instructions repertoire of a computer
 - Different computers have different instruction sets
 - with many aspects in common
 - Early computers had very simple instruction sets
 - with simplified implementation
 - Many modern computers also have simple instruction sets



What are the basic principles of CPU/ISA design?

Instruction Set Architecture



What are the basic principles of CPU/ISA design?

goto END

; R1 <-- R1 + R2

; R2 <-- R2 - R3

Instruction Set Architecture (ISA)

JMP

ADD

SUB

@L2

@END

```
#include <stdio.h>
#include <stdlib.h>
void read(int *p);
                       Programmer-visible instruction set
int findmax(int *p);
#define N 10
int m,n;
                      LOAD
                                 R1,&a
                                              ; R1 <-- contents of 'a'
                      LOAD
                                 R2,&a
                                              : R2 <-- contents of 'a'
                      TEST
                                 R1,R2
                                              ; compare R1 and R2, set condition code
                      JNE
                                 @L1
                                              ; goto L1 if not equal
                      ADD
                                 R1,R2
                                              ; R1 <-- R1 + R2
                      TEST
                                              ; compare R1 and R2, set condition code
                                 R1,R2
                      JGE
                                 @L2
                                              ; goto L2 if R1 >= R2
                      JMP
                                 @END
                                              ; goto END
                      ADD
                                 R1, R2
                                              ; R1 <-- R1 + R2
               @L1
```

@END

R1, R2

R2, R3

- Understand ISA
 - Taking RISC-V as example
- A RISC-V ISA is defined as a base integer ISA
 - The base integer ISAs are very similar to that of the early RISC processors (such as MIPS)
 - No branch delay slots
 - Support for optional variable-length instruction encodings
 - Goal: A **standard free** and **open** architecture for industry implementations

RISC-V ISA

			nstruction	Format	s			
_	31 27 26 25	5 24 20	19 15	14 12	11 7	6 0	1	
R	funct7	rs2	rs1	funct3	rd	opcode		
I	imm[11:	0]	rs1	funct3	rd	opcode		
S	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode		
В	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode		
U		imm[31:12]			rd	opcode		
U	im	rd	opcode					

16-bit (RVC) Instruction Formats

	10 bit (KVC) Instruction Formats												
CR	15 14 13	12	11	10 9	8	7	6	5	4	3	2	1	0
	func	t4		rd/	rs1				rs2			0	p
CI	funct3	imm		rd/	rs1				imm	ı		0	р
CSS	funct3		in	nm					rs2			0	р
CIW	funct3		imm rd'						op				
CL	funct3	im	m		rs1'		im	m		rd'		0	р
cs	funct3	im	m		rs1'		im	m		rs2'		0	p
	funct3	off	set		rs1'			- (offse	t		0	р
СВ	funct3	jump target							0	р			




	_	pen					•	ci ci cii c		
Base Integer Instructions: RV321 and RV64I RV Privileged Instructions										
Category Name	Fmt	RV3.	2I Base		+RV64I		Category	Name	Fmt	RV mnemonic
Shifts Shift Left Logical	R	SLL rd	rs1,rs2	SLLW	rd, rs1, rs2		Trap Mac	ch-mode trap return	R	MRET
Shift Left Log. Imm.	I	SLLI rd	,rs1,shamt	SLLIW	rd, rs1, sham	it	Supervis	or-mode trap return	R	SRET
Shift Right Logical	R	SRL rd	rs1,rs2	SRLW	rd,rs1,rs2		Interrup	t Wait for Interrupt	R	WFI
Shift Right Log. Imm.	I		rs1,shamt	SRLIW	rd, rs1, sham	it	MMU Vi	rtual Memory FENCE	R	SFENCE.VMA rs1,rs2
Shift Right Arithmetic	R	SRA rd	rs1,rs2	SRAW	rd,rs1,rs2		Exam	ples of the 60 R	RV Pse	eudoinstructions
Shift Right Arith. Imm.	I		rs1, shamt	SRAIW	rd, rs1, sham	it		O (BEQ rs,x0,imm)		BEQZ rs,imm
Arithmetic ADD	R	ADD rd	rs1,rs2	ADDW	rd,rs1,rs2		Jump	(uses JAL x0, imm))	J imm
ADD Immediate	I		rs1,imm		rd,rs1,imm			ises ADDI rd, rs, 0)	R	MV rd,rs
SUBtract	R		rs1,rs2	SUBW	rd,rs1,rs2		RETurn (uses JALR x0,0,ra)	I	RET
Load Upper Imm	U		,imm	1						
							sea (16	-bit) Instruction		
Add Upper Imm to PC	R	AUIPC rd		Categ		Fmt		RVC		RISC-V equivalent
Logical XOR			rs1,rs2	Loads		CL	C.LW	rd',rsl',imm	LW	rd',rs1',imm*4
XOR Immediate	I		rs1,imm		Load Word SP		C.LWSP	rd,imm	LW	rd, sp, imm*4
OR	R		rs1,rs2		Load Word SP		C.FLW	rd',rsl',imm	FLW	rd',rsl',imm*8
OR Immediate	I		rs1,imm		loat Load Word		C.FLWSP	rd,imm	FLW	rd, sp, imm*8
AND	R		,rs1,rs2	ll .	at Load Double		C.FLD	rd',rsl',imm	FLD	rd',rs1',imm*16
AND Immediate	I		rs1,imm		oad Double SP		C.FLDSP	rd,imm	FLD	rd, sp, imm*16
Compare Set <	R		rs1,rs2	Store	s Store Word	CS	C.SW	rs1',rs2',imm	SW	rs1',rs2',imm*4
Set < Immediate	I	SLTI rd	rs1,imm		Store Word SP		C.SWSP	rs2,imm	SW	rs2, sp, imm*4
Set < Unsigned	R	SLTU rd	,rs1,rs2	Fle	oat Store Word	CS	C.FSW	rs1',rs2',imm	FSW	rs1',rs2',imm*8
Set < Imm Unsigned	I	SLTIU rd	,rs1,imm	Float	Store Word SP	CSS	C.FSWSP	rs2,imm	FSW	rs2, sp, imm*8
Branches Branch =	В	BEQ rs	1,rs2,imm	Floa	at Store Double	CS	C.FSD	rs1',rs2',imm	FSD	rs1',rs2',imm*16
Branch ≠	В	BNE rs	1,rs2,imm	Float S	tore Double SP	CSS	C.FSDSP	rs2,imm	FSD	rs2, sp, imm*16
Branch <	В		1,rs2,imm	Arithr	netic ADD	CR	C. ADD	rd,rs1	ADD	rd,rd,rsl
Branch ≥	В		1,rs2,imm	A	DD Immediate		C.ADDI	rd,imm	ADDI	rd, rd, imm
Branch < Unsigned	В		1,rs2,imm	11	D SP Imm * 16			SP x0,imm	ADDI	sp,sp,imm*16
Branch ≥ Unsigned	В		1,rs2,imm		DD SP Imm * 4			PN rd', imm	ADDI	rd', sp, imm*4
Jump & Link J&L	J		,imm		SUB		C.SUB	rd,rs1	SUB	rd, rd, rs1
Jump & Link Register	I		rsl,imm		AND		C.AND	rd,rs1	AND	rd,rd,rsl
	I	FENCE	, LSI , Inth	١,	ND Immediate		C.ANDI	rd,imm	ANDI	rd, rd, imm
Synch Synch thread				"						
Synch Instr & Data	I	FENCE.I			OR		C.OR	rd,rs1	OR	rd, rd, rsl
Environment CALL	I	ECALL			eXclusive OR		C.XOR	rd,rs1	AND	rd, rd, rsl
BREAK	I	EBREAK			MoVe		C.MV	rd,rs1	ADD	rd,rs1,x0
					oad Immediate		C.LI	rd,imm	ADDI	rd, x0, imm
Control Status Regis					oad Upper Imm		C.LUI	rd,imm	LUI	rd,imm
Read/Write			d,csr,rs1		Shift Left Imm		C.SLLI	rd,imm	SLLI	rd, rd, imm
Read & Set Bit	I		d,csr,rsl		Right Ari. Imm.	CI	C.SRAI	rd,imm	SRAI	rd, rd, imm
Read & Clear Bit	I	CSRRC re	d, csr, rsl		ight Log. Imm.	CI	C.SRLI	rd,imm	SRLI	rd, rd, imm
Read/Write Imm	I	CSRRWI re	d, csr, imm	Branc	hes Branch=0		C.BEQZ	rsl',imm	BEQ	rs1',x0,imm
Read & Set Bit Imm	I	CSRRSI re	d, csr, imm		Branch≠0	CB	C.BNEZ	rsl',imm	BNE	rs1',x0,imm
Read & Clear Bit Imm	I	CSRRCI re	d, csr, imm	Jump	Jump	CJ	C.J	imm	JAL	x0,imm
	-	•		1	Jump Register	CR	C.JR	rd,rs1	JALR	x0,rs1,0
				Jump	& Link J&L	CJ	C.JAL	imm	JAL	ra,imm
Loads Load Byte	I	LB ro	d,rsl,imm	Jump	& Link Register	CR	C.JALR	rsl	JALR	ra,rs1,0
Load Halfword	I	LH re	d,rs1,imm	Syste	m Env. BREAK	CI	C.EBREAK		EBREA	
Load Byte Unsigned	I		d,rs1,imm		+RV64I					tention: RV64C
Load Half Unsigned	Ī		d,rsl,imm	LWU	rd,rs1,imm					ds, 4 word strores) plus
Load Word	ī		d,rsl,imm	LD	rd, rs1, imm			Word (C.ADDW)		d Doubleword (C.LD)
Stores Store Byte	S		sl,rs2,imm	AD.	TOLIBI, THUI		1	m. Word (C.ADDIW)		Doubleword SP (C.LDSI
Store Halfword	S							ct Word (C.SUBW)		re Doubleword (C.SD)
			s1,rs2,imm				SUBCra	cr word (C.SORM)		
Store Word	S	SW rs	sl.rs2.imm	SD	rsl.rs2.imm	1	II .		Store	Doubleword SP (C.SDS)

- Understand instruction execution of CPU
 - Fetch:
 - Take instructions from the instruction memory
 - Modify PC to point the next instruction
 - Instruction decoding & Read Operand:
 - Will be translated into machine control command
 - Reading Register Operands, whether or not to use
 - Executive Control:
 - Control the implementation of the corresponding ALU operation
 - Memory access:
 - Write or Read data from memory
 - Only Id/sd
 - Write results to register:
 - If it is R-type instructions, ALU results are written to rd
 - If it is I-type instructions, memory data are written to rd
 - Modify PC for branch instructions




Knowing the elements




Multiplexer



Memories




Arithmetic and Logic





Construct the datapath






- Construct the controller
 - Information comes from the 32 bits of the instruction
 - Selecting the operations to perform (ALU, read/write, etc.)
 - Controlling the flow of data (multiplexor inputs)
 - ALU's operation based on instruction type and function code

Inpu	t	0utput									
Instruction OPCode		ALUSrcB	Memto- Reg	Reg Write	Mem Read	Mem Write	Branch	Jump	ALU Op1	ALU Op0	
R-format	0110011	0	00	1	0	0	0	0	1	0	
Ld(I-Type)	0000011	1	01	1	1	0	0	0	0	0	
sd(S-Type)	0100011	1	X	0	0	1	0	0	0	0	
beq(B-Type)	1100111	0	X	0	0	0	1	0	0	1	
Jal(J-Type)	1101111	X	10	1	0	0	0	1	X	X	

Construct the controller



Why not Single-Cycle?

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Waste of area. If the instruction needs to use some functional unit multiple times.
 - E.g., the instruction 'mult'needs to use the ALU repeatedly. So, the CPU will be very large
- Any solution for performance improvement?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
ld	200ps	100 ps	200ps	200ps	100 ps	800ps
sd	200ps	100 ps	200ps	200ps		700ps
R-type	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

How to Improve the CPU?

- Reduce the number of instructions
 - Make instructions that do more (CISC)
 - User better compilers
- Use less cycles to perform the instruction
 - Simpler instructions (RISC)
 - Use multiple units/ALUs/cores in parallel
- Increase the clock frequency
 - Find a newer technology to manufacture
 - Redesign time critical components
 - Adopt multi-cycle

Multi-Cycle CPU Design

- Single-Cycle microarchitecture
 - + Simple
 - Clock cycle time limited by longest instruction (lw)
 - Two adders/ALUs and two memories
- Multi-Cycle microarchitecture
 - + Shorter clock cycle period
 - + Simpler instructions run faster
 - + Reuse expensive hardware on multiple cycles
 - Sequencing overhead paid many times

Basic Principles of Multi-Cycle CPU Design

- Separate the execution of instructions into several stages with the same period
 - Hard to achieve the same period, thus aims to be almost the same
- Each stage occupies one clock cycle
- Each clock cycle at most completes a memory access, register access, or ALU operation
- Execution result of the previous clock cycle needs to be stored in specific sequential logic components
- Clock cycle period depends on the most complex operation

Why not Multi-Cycle?

- Even Longer Time for Instruction Execution
 - E.g., 92.5s (Single-cycle) < 133.9s (Multi-cycle)
 - Cannot achieve expected performance compared with single-cycle
- But provide a new perspective for CPU design
 - Finer-grained execution in one clock cycle
- We will improve performance by *pipelining*

Instruction Set Principles




What are the basic principles of ISA design?

- Instruction Set
 - The instructions repertoire of a computer
 - Different computers have different instruction sets
 - with many aspects in common
 - Early computers had very simple instruction sets
 - with simplified implementation
 - Many modern computers also have simple instruction sets



What are the basic principles of ISA design?

Instruction Set Architecture





What are the basic principles of ISA design?

Instruction Set Architecture (ISA)

```
#include <stdio.h>
#include <stdlib.h>
void read(int *p);
                       Programmer-visible instruction set
int findmax(int *p);
#define N 10
int m,n;
                      LOAD
                                 R1,&a
                                             ; R1 <-- contents of 'a'
                      LOAD
                                R2,&a
                                             ; R2 <-- contents of 'a'
                                             ; compare R1 and R2, set condition code
                      TEST
                                R1,R2
                      JNE
                                 @L1
                                             ; goto L1 if not equal
                      ADD
                                R1,R2
                                             ; R1 <-- R1 + R2
                      TEST
                                             ; compare R1 and R2, set condition code
                                R1,R2
                      JGE
                                 @L2
                                             ; goto L2 if R1 >= R2
                      JMP
                                 @END
                                             ; goto END
                      ADD
                                R1, R2
               @L1
                                             ; R1 <-- R1 + R2
                      JMP
                                 @END
                                               goto END
               @L2
                      ADD
                                R1, R2
                                             ; R1 <-- R1 + R2
               @END
                      SUB
                                R2, R3
                                             ; R2 <-- R2 - R3
```

What are the basic principles of ISA design?

Compatibility


Versatility

High efficiency

Security



ISA Classification Basis





ISA Classification Basis


• The types of internal storage:


Stack

Accumulator

Register

In processor, stores data fetched from memory or cache







ISA Classes

Stack architecture

Accumulator architecture

General-purpose register architecture (GPR)




• Implicit Operands on the Top Of the Stack (TOS)


C = A + B (memory locations)

Push A

Push B

Add








• Implicit Operands on the Top Of the Stack (TOS)

C = A + B (memory locations)

Push A

Push B

Add






• Implicit Operands on the **Top O**f the **S**tack (TOS)

C = A + B (memory locations)

Push A

Push B

Add







- Implicit Operands on the Top Of the Stack (TOS)
- First operand removed from second op replaced by the result
- C = A + B (memory locations)

Push A

Push B

Add








- Implicit Operands on the **Top O**f the **S**tack (τοs)
- First operand removed from second op replaced by the result
- C = A + B (memory locations)

Push A


Push B

Add





• Example:




- One implicit operand: the accumulator one explicit operand: mem location
- C = A + B

Load A

Add B

Store C






- One implicit operand: the accumulator one explicit operand: mem location
- C = A + B

Load A

Add B

Store C






- One implicit operand: the accumulator one explicit operand: mem location
- C = A + B

Load A

Add B

Store C






- One implicit operand: the accumulator one explicit operand: mem location
- C = A + B

Load A

Add B

Store C





ISA Classes: General-Purpose Register Arch

Only explicit operands registers
 memory locations

Operand access:

direct memory access

loaded into temporary storage first

