

```
`timescale 1ns / 1ps
```

```
module top_tb(
```

```
    );
```

```
    reg clk, reset;
```

```
    top dut(clk, reset);
```

```
    initial begin
```

```
        clk = 0;
```

```
        reset = 0;
```

```
    end
```

```
    always #10 clk = ~clk;
```

```
    initial begin
```

```
        reset = 1;
```

```
        #20 reset = 0;
```

```
        #300;
```

```
        $finish;
```

```
    end
```

```
endmodule
```