CSC258 Lab #3 Pre-Lab

The case statement, Adders and ALUs


Last name: Fan

First name: Yuchen


Student number: 1003800265

Prat I

1. Draw a schematic showing your code structure




- 2. Write Verilog code for a 7-to-1 multiplexer see seven_to_one_multi.v
- 3. Simulate your circuit with ModelSim for different values of MuxSelect and Input




Prat II

1. Draw a schematic showing your code structure




- 2. Write a Verilog module for the full adder subcircuit and write another Verilog module that in- stantiates four instances of this full adder.
 - see four_full_adder.v
- 3. Simulate your 4-bit ripple-carry adder with ModelSim



Part III

1. Draw a schematic showing your code structure



- 2. Write a Verilog module for the ALU including all inputs and outputs see ALU.v
- 3. Simulate your circuit with ModelSim

