

CSC258 Lab #4 Pre-Lab

Latches, Flip-flops, and Registers


Last name: Fan

First name: Yuchen

Student number: 1003800265

Prat I

1. draw a schematic of the gated D latch using interconnected 7400-series chips



Chips used
C1 -74LS00/03
C2 -74LS04

Connected to all chips
PIN#7 - Gnd
PIN#14 -Vcc

4. Are there any input combinations of Clk and D that should NOT be the first you test?
do not start with the case Clk=0,D=0 or Clk=0, D=1.
those two cases will cause two outputs indeterminate.

Prat II

1. Create a Verilog module for the simple ALU with register
see the ALU.v
2. Create a Verilog module for the simple ALU with register
see the ALU.do and the following figure.

