



CS2206: Computer Architecture-2026

Lab 6:MIPS RISC processor Datapath Design

(a) Perform read/write operation in the given memory block.




(b) Implement datapath for MIPS sw, add, or , addi, and beq instructions(separate datapath for each case as library component). Clearly demonstrate with examples that your design is working.




Enter theblocklevel schematic with example code in the Lab record and also

Submit single circ file with name yourRollNo_Lab6.circ to

Appendix A





$F_{2:0}$	Function
000	A & B
001	A B
010	A + B
011	not used
100	A & $\sim$ B
101	A $\sim$ B
110	A - B
111	SLT