


# Lecture 2 Kirchhoff's Laws & Circuit Analysis



## **Outline**

- Kirchhoff's Laws
  - KCL
  - KVL
- Circuit Analysis
  - Nodal Analysis
  - Mesh Analysis








# Terminology: Nodes, Branches and Loops


- Node: A point where two or more circuit elements are connected.
- Branch: A path that connects two nodes.
- Loop: Any closed path in a circuit.





### Kirchhoff's Laws

- Kirchhoff's Current Law (KCL):
  - The algebraic sum of all the **currents** entering any **node** in a circuit equals zero.
  - Why?






Gustav Robert Kirchhoff 1824-1887



# A Major Implication of KCL

 KCL tells us that all of the elements that are connected in series carry the same current.



Current entering node = Current leaving node




## **Generalization of KCL**


- The sum of currents entering/leaving a closed surface is zero.
  - Circuit branches can be inside this surface, i.e. the surface can enclose more than one node!

This could be a big chunk of a circuit, e.g. a "black box"




# **Generalized KCL Examples**








# When will KCL be Invalid?





## **Notation: Node and Branch Voltages**




- Use one node as the reference (the "common" or "ground" node) – label it with a symbol.
- The voltage drop from node x to the reference node is called the node voltage v<sub>x</sub>.
- The voltage across a circuit element is defined as the difference between the node voltages at its terminals.



# Kirchhoff's Voltage Law (KVL)


- The algebraic sum of all the voltages around any loop in a circuit equals zero.
- · Why?





# **KVL Example**

## Three closed paths:



**Path 1**:


**Path 2**:

**Path 3**:




## A Major Implication of KVL


- KVL tells us that any set of elements which are connected at both ends carry the same voltage.
- We say these elements are connected in parallel.






## **Series Resistors**







# **Voltage Division**













# When can the Voltage Divider Formula be Used?






## **Parallel Resistors**

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display




Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display





## **Current Division**


Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display





## **Exercise**

Find the voltage across each resistor






# **Summary**

KCL and KVL

$$\sum_{n=1}^{N} i_n = 0$$

$$\sum_{m=1}^{M} v_m = 0$$





# What you have learned

- KCL
- KVL
- Element relationships

For R, 
$$V = IR$$
  $\stackrel{R}{-WV}$ 

For voltage source,  $V = V_0$   $\stackrel{V_0}{-W_0}$ 

For current source,  $I = I_0$   $\stackrel{V_0}{-W_0}$ 

$$C$$
  $V_1$   $V_2$   $\Leftrightarrow$   $V_1+V_2$ 




# **Circuit Analysis**

- Two techniques will be presented in this lecture:
  - Nodal analysis, which is based on KCL
    - Used in SPICE, the internal engine of circuit simulators.
  - Mesh analysis, which is based on KVL
- The analysis will result in a set of simultaneous equations which may be solved by Cramer's rule or computationally (using MATLAB for example)

http://bwrcs.eecs.berkeley.edu/Classes/IcBook/SPICE/http://www.ni.com/white-paper/5413/zhs/



# **Example**







# **Nodal Analysis – Three Steps**

- Given a circuit with n nodes, the nodal analysis is accomplished via three steps:
  - 1. <u>Select a node as the reference (i.e., ground) node</u>. Define the node voltages (except reference node and the ones set by the voltage sources). Voltages are relative to the reference node.
  - 2. Apply KCL at nodes with unknown voltage, expressing current in terms of the node voltages (using the *I-V* relationships of branch elements).
    - Special cases: floating voltage sources.
  - 3. Solve the resulting simultaneous equations to obtain the unknown node voltages.



# **Nodal Analysis Example #1**





Lecture 1 26



Electric Circuits (Spring 2018)

Cramer's Rule: (optional)

$$\begin{cases} |a_{11}x_1 + a_{12}x_2| = |b_1| \\ |a_{21}x_1 + a_{22}x_2| = |b_2| \end{cases}$$


方程组有唯一解

$$\Rightarrow \begin{vmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{vmatrix} \neq 0$$

$$x_{1} = \begin{array}{|c|c|} \hline b_{1} & a_{12} \\ \hline b_{2} & a_{22} \\ \hline a_{11} & a_{12} \\ \hline a_{21} & a_{22} \\ \hline a_{21} & a_{22} \\ \hline \end{array}, \quad x_{2} = \begin{array}{|c|c|} \hline a_{11} & b_{1} \\ \hline a_{21} & b_{2} \\ \hline a_{11} & a_{12} \\ \hline a_{21} & a_{22} \\ \hline \end{array}$$





# **Nodal Analysis: Example #2**





# **Nodal Analysis: Example #2**









## **Nodal Analysis with Voltage Sources**

#### **Challenges:**

- Determine node number
- Deal with different types of sources




A "floating" voltage source is one for which neither side is connected to the reference node, e.g.  $V_{LL}$  in the circuit below:






# **Nodal Analysis: Supernode**





## **Exercise**


• Find the power supplied by the voltage source.





# **Mesh Analysis**

 Another general procedure for analyzing circuits is to use the mesh currents as the circuit variables.




Mesh analysis uses KVL to find unknown currents.



# Loop, Independent Loop, Mesh

- A loop is a closed path with no node passed more than once.
- A loop is <u>independent</u> if it contains at least one branch which is <u>not a</u> <u>part of any other independent loop</u>.
- A mesh is a loop that does not contain any other loop within it.



Mesh = Independent loop?


- *b* number of branches
- n number of nodes
- $l_{ind}$  number of ind. loops


$$l_{ind} = b - (n-1)$$



## Planar vs Nonpalanar

- Mesh analysis is limited in one aspect: It can only apply to circuits that is planar.
  - A planar circuit can be drawn such that there are no crossing branches.








# Mesh Analysis Steps


- Mesh analysis follows these steps:
  - 1. Assign mesh currents  $i_1, i_2, ... i_n$  to the n meshes
  - 2. Apply KVL to each of the *n* mesh currents.
  - 3. Solve the resulting *n* simultaneous equations to get the mesh currents.






# **Mesh Analysis with Current Sources**


- The presence of a current source makes the mesh analysis simpler in that it reduces the number of equations.
  - If the current source is located on only one mesh, the current for that mesh is defined by the source. For example:





# Supermesh









# **Summary**

- Node Analysis
  - Node voltage is the unknown
  - Solve by KCL
  - Special case: Floating voltage source



- Mesh Analysis
  - Loop current is the unknown
  - Solve by KVL
  - Special case: Current source



39




# **Application: DC Transistor Circuit**

 In general, there are two types of transistors commonly used: <u>Field Effect (FET)</u> and <u>Bipolar Junction (BJT)</u>. Here we will use the approaches learned in this lecture to analyze a BJT circuit.



- A BJT is a three terminal device, where
  - The input current into one terminal (the base) affects the current flowing out of a second terminal (the collector).
  - The third terminal (the emitter) is the common terminal for both currents.



(b)




### KCL and KVL for a BJT

- The currents from each terminal can be related to each other as follows:
- The base and collector current can be related to each other by the parameter β, which can range from 50-1000

$$I_C = \beta I_B$$


Applying KVL to the BJT gives:





# **Analysis of a BJT Circuit**

- A transistor has a few operating modes depending on the applied voltages/currents. In this problem, we will be interested in the operation in "active mode"
  - the mode used for amplifying signals.






# Mesh Analysis?

$$\beta = 150 \qquad v_{BE} = 0.7V$$


Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display





### DC model of a BJT


 The figure below shows the equivalent DC model for a BJT in active mode




Note that nodal analysis can be applied after using this model.



# Setting up a BJT circuit



Original circuit



Circuit for nodal analysis