Parallelism

Performance Measurement & Improvement.

Dependability via Redundancy.

L2. 1. C Pre-Processor (CPP) # transform parameter into strings

foo.c CPP > foo.i -> compiler (expr ## - mm)

enum color (RED , GREEN , BLUE); c = RED; 11c=1;

FALSE: O NULL Ab explicit Boolean type.

4. one element past end of array must be a valid about.

14. " ISA, Instruction Set Architecture. RISC, Reduced Instruction Set Computing.

2. no-op: add x0 x0 x0. standard no-ep improves disassembler and.
potentially improves the processor

jal label, jal rd offset, jal offset = jal x1 offset

j offset = jal x0 offset.

jour rol rs offset. sw. M[R[rs1]+imm] = R[rs2]

retiji ra jr rs = jalr x0, rs, o exist across

L5. 1.) de l'across local to procedures L5. 2 storage classes, automatic and static.

> procedure frame l'activation record: segment of stack with saved registers and local variables.

keep sp the lowest addr. used: Interrupts may use the stack; arguments are in the frame of the caller.

> Stored - program computer, consequence # 1. Everything Adoloressed # 2. Binary Compactibility.

PC: Program Courter - Instruction Courter.

rs: source register rd: destination register.

brounch: reach ± 1° = 32 bit instructions.

on either side of PC.

5. lui edge case, if last 12 bit is negotive, add 1 to lui imm, then addi.

6. J format: ± 218 32-bit instructions.

× CHO先级: -- ++ . <- [3(}-- 70 +-! ~ ++ -- ttype) * & sizelf

→位5 & 一一位屏城 ^

一一位或 > か流 一一道確与 &&

一一逻辑或川 一、关系 一多件 ?:

一一利 一個但 All I type do sign extension include stiu.

1. Interpreter: easier to write, better error message, slower, code smaller, instruction set independence (portable)

Translation: more efficient, higher performance, hide source from user.

3. CALL: C program: fo.c: -> Compiler -> Assembly program: foo.s -> Assembler -> Object (mach long module) foo.0

libo -> Linker -> Executable (mach loung pgm): a.out -> Loader -> Memory.

4. Compiler: output may have pseudo-instructions Lexer, Parser, Semantic Analysis & Optimization Code generation.

I. Assembler: reads and uses directives. i' inst & labels text; docta; global sym: declare sym have addr. global & con be referenced from other files;

3° Greate 2 tables asciiz str, store str in memory 2 3° Gren obj file. null-terminate it; word w1...wn

Tail Call Optimization call Compress code. The return objectly Forward Reference Problem: 2 pass over the pg.

Symbol Table: list of labels and static

Relocation Table, iclentifies lines of code
that need to be fixed up later
Linker. 4-type of addr. + about addr. PC-Reloctive Adversing PIC position indeposit

External Function Reference always relocate knows. length and ordering of text and doba segment calculates, absolute addr. of each label to be

jumped to and each piece of data being referenced Dutput: executable with text and dota + header.

7. Loader. OS.

read header -> create space -> cp. inst. & data -> cp. arg. on stack -> init reg. -> start up routine & set PC.

Aveces of memory

static data, stack, heap.

* Assembler generates machine language coole.

only allows generation of TAL

(True Assembly Language) no pseudo inst

Linker only allows generation of binary machine code

DLL. Ognamically linked libraries . dll , . so


```
110. " break into stages:
 18. Synchronous Digital System (SDS)
                                                                                     - smaller stages are easier to design.
- easy to optimize (change) one stage without touching others (modularity).
            central clock
            Transistors.
                                                                     fetch inst. PC+4 IF. Instruction Fetch
opcode reading, immals. Instruction Decode

ALV EX. Execute (ALV. Arithmetic-Logic Unit)
               High voltage ( Valot ) means 1 Valor 10 with
               midpoint to decicle 0 or 1. Migher Vol ligher
                                                                                      MEM. Memory Access
WB. Register Write.
             CMOS Transistors.
               MOS: Metal - Oxide on Semiconductor
                                                                                 3. register, write enable: Negotted 0, Asserted!
               C: complementary
                   use pairs of normally-on and normally-off
                                                                                 4. Implementing
                                                                                       Jum : Itype: -3048 - 4094

Btype: -4096 ~ 4094

in 3-byte increments
                    Source Proin Source Proin
Source Decin n-channel transistor p-channel transistor
Gate is low off - on
                                                                                             UItype (jal): -219 ~ 319-1
                                                                                                            2 - bytes apart
                                                                                                          2 218 32-bit instructions.
               MOSFET: metal-exide-semiconoluctor field-effect
                                                                                                          0 ~ 3 -1 (upper bit)
                       transistors. FET: CMDs circuits use a cambination of p-type and n-type.
                                                                                    ROM: Read - Only Memory.
                                                                                 Combinatorial Logic touth Hable -> gates
        4. Moore's Law: 1x Transistors / chip every 2 years.
                                                                                 " Control Block Design
        I. N-type (hegostive) pass weak 1's (Vold-Vol) > strong 0's (Grand) >
                                                                                        11-bit addr. inputs: Inst [30, 14:12, 6:2]. Brtg. BrtT
                                                                                   AND Logic. ( with xor, unused ) - Aphlress Decooler
           P-type (positive) pass weak o's Wh)
                                  strong 1's [Volot) V
                                                                                 OR Logic. for output.
                                                                                 RTL: Register Transfer Level: RISC-V Green Card Verilog
        6. BC + BC = B DC. Truth table +> Gate
            X+YZ = (X+Y)(X+Z)
                                                                                   HDL. Hardware Description Languages.
           XY+X=X, (X+Y)X=X
                                                                                         e.g. ABEL, VERILOG, VHDL
            YX = X(Y + \overline{X}), Y + X = X + Y\overline{X}
                                                                                    Advantage: Documentation: Flexibility:
            XY = X+Y , X+Y = X Y DeMorgan's Law
                                                                                        Portability; one language for modeling simulation, synthesis; productivity.
           SDS | CL: Combinational Logic ALU

SDS | SL: Sequential Logic Rejeter (state elements)
                                                                                   However, different way, engineers not used to.
                                                                                   Use HDL to create
         8. Register,
                                                                                  VLSI ( Very Large Scale Integraction ).
          n istances of the comment
                                                                                       ASIC (Application-specific integrated circuits).
a program for FPGAL Field-programmable
gate array).
        "D-type Hip-Flop"
          propagation delay. Bith It
          on LOAD = sample on vising edge of CLK
                                                                                 4. A higher clock frequency will improve throughput T
                   (positive edge triggered).
                                                                                    and lateracy a
                                                                                    Pipelining: Higher throughput, Higher loteday
          Hold Time violations
               Clk -> Q + best case combinational delay < Hold Time
                                                                             * Adoler overflow. carry into MSB & Courry out MSB
            Sol. Add delay (1 inverters)
                                                                            * type
                                                                                        m32 mb4 (bytes)
          PS, present state;
                                                                               size-t 4 8 NULL, long int, world*
          NS. next state
                                                                               Padoling is based on the largest element.
   c = \overline{s}a + sb
                                                                            "ASCII standard character from 0 to 17.
        4. adder.
                                                                               str : "string" Hello world !"
                                    Si = XOR (a), bi, ci)
                                   Cin = MAJ (ai, bi, ci)
                                       = asbi + bici + crai
                                                                                             not in al
          constitional inverter.
                                                                                             null-ternamented str mal
                                                                                            ASTII char in al
                                                                          print char 11
```



Lib. Victim cache. (full-associative, 16-64 entry). valid bit - program start, all invalid (0). collect evicted cache lines. 5. Fully Associative (no index) more associativity (ways) Hit time Miss rate Miss penalty associativity 1 1 Direct Mapped Tag | Index | Black offset # entries I N-way Set Associative. fixed-size cache (capacity) same capacity block size ? 6. Total cache capacity = slightly 1? Yout first Associativity × # of sets * block-size Bytes = blocks/set × sets × Bytes/block Branch Predictor. e.g. N entry, direct-mapped 10>4×1 bit mem. C = N x S x B Broundh comp Franch comp PC[14:2] as index, if bit set, predict jump.
In ALU(EX) Predict Place Predict Addion Correct Stalls LIS. Handling store with write. 1) Write - Through Policy.

write -> cache frite to memory Simpler control Not Taken Include With Buffer, upolate men parallel tasser to make reliable (Redundancy to processor. It istoire miss, load cache line Easier to make ID 1. complex control logic write - Back Policy Not take 00 - 01 + 10 - 11 -take 2 variable timing (0,1,2) Meed Dirty " Bit. diminishing returns 收基递减 * return target location: stack stores ra. 3. reduce write traffic Write when eviot block from cache. Branch torget buffer. a harder to make Write-allocate (No write allocate write without fetch) Local miss rate of L29= L24 Misses / L1\$ Misses

Global miss rate of L29= L24 Misses / Total accesses Store, cache miss: read data from memory, then update and set dirty bit. = Local miss roote L24 × Local miss 2. AMAT: Average Memory Access Time. Li]. " Performance (Power is not a good measure) AMAT = Time for a hit + Miss rate x Miss penalty. [Loctency (response time / execution time) 3. LRU: Least Recently Used | Banclwidth (throughput) s-way SA\$, add a bit, set to 1 if referenced. Performance = 1 / Program Execution Time. reset the other (last used) Time = Instructions × Clock cycles × Seconds Clock cycle

Instruction Court CPI 1/Clock roa Random Replacement, first-in first-Out (FIFO), Not-most-Recently Used (NMRU)

4. Cache Misses (3Cs)

(Use replacement ptr) ISA affects all 3 things, other affects former 2. - Compulsory (cold start or process migration). Workload, Set of programs run on a computer programs imports relative frequencies Calculate: set the cache size to inf. Benchmark: Program selected for use in comparing computer performance and fully associative court # of misses. SPEC: System Performance Evaluation Cooperative Sol: increase block size (increase miss panalty / miss rate). No Tien Execution time notio; when ref computer) 3. m bits x n bits = m+n bit product. - Capacity Calculate: change cache size from inf. to current, usually in power of s. count misses. wisigned: 里八道井 recommend. mulh+mul, div+rem, can fuse 2 ops into 1 Sol.: increase cache size 4. mantissa >1.01 two x 1 = exponent binary point? radix (base) (increase access time).
Coroflict (Collision) Multiple memory locactions mapped to the same cache block. Overflow, >2.0 x2126; <-2.0 x 2126 Underflow: negative explarger than field Calculate: change from fully associative to n-way set associative while counting misses Significand: sign-magnitude. Sol. increate cache size increase assess time) Exponent: Biased Notation Significand Object sign for 20 Exponent 3. Improve Cache Performance (AMAT) associativity? 0 Hit time (Smaller coche) decrease block size? Miss rate (Bigger cache, Better program) Miss penatty (Multiple cache level). nonzero Denorm x 3-126 no leading anything +/- fl. #t. # 1-254 nonzero NaN significanol to de 255 255 Simplicity often wins . 6. Cache flush: invalidate all entries.

Cache capacity: total # of bytes in the cache

Cache block size: # of bytes in each cache line.

Cache line = cache block.

-? 1?

0

1/ Clock rate

store conditional, sc rd, rs1, rs1 Test-and-Set. at sl Atomic Mentory Operations (AMOs) li t2, 1 Try: Ir tl, sl amoodol.w rd, rs2, (rs1): bne tl, x0, Try t= M[x[rs1]]; sc t0, s1, t2 x[rol] = t; bne +t0, x0, Try [[227]x++=[[127]x]M li to, 1 Unlock: SW XD, D(SI) Try: amaswap. w. ag t1, t0, (a0) buez til, Try # critical section here amoswap.w.rl x0, x0, (a0)

Caehe Coherence. When cache miss/writes, notify other processors

and invalidate any other copies.

Snoopy Cache

Inclusion property

extries in L1 must in L2. CPU

folse sharing: Block ping-pongs snooper between two caches even though processors are accessing disjoint variables

Coherence Misses (communication misses)

L11 Intro to Operating System.

" core of OS Provide interaction with the outside world. Provide isolation between running programs

2. switch on computer. BIOS. Find a storage device and load first sector Boutloader, Load the OS kernel from disk into a location in memory and jump to it.

08 Boot: Initialize services, drivers, etc. Init, Lounch an application that waits for input in loop; fork process

UEFI, Unified Extensible Firmware Interface Successor of BIOS (Basic Input Output System)

4. Memory Mapped IO Polling: Processor recols from Control doctor reg.
Register in loop, waiting for device to set

LSB. Ready bit in Control reg to say it's OK. Then loads

from input or writes to output clota register. Interrupt - driven ID

Interrupt -> CPV Interrupt Table -> houndler SEPC req. -> perform jal to handler -> ret hold instaddr Trap: action of servicing interrupt or exception by hardware jump to "trap handler" coole.

Handle Traps.

earlier overrides lotter. M stage If exception/interruption at commit: upolate Cause and SEPC req., kill all stages, inject honoller PC into fetch stage.

6. Syscalls, raise software interrupt Context switch: switch between processes in OS Scheduling: decide what process to run.

Rog. Base og. Bose and Bound Machine

Virtual Memory

" Why VM? & Adding Disks to Hierarchy. Description Between Processes

Virtual Adolress Space; Physical Adolress Space.

Base and Bound -> Memory Fragmentation. (/w/sw)

16 KiB DRAM, 4 KiB Pages (VM), 128 B blocks (\$),48 words

Fach user has a page table
Page Table (PT) in Physical Memory.

4. PTE (Page Table Estry) Access with PT Base Rig. + UPN

1 bit to indicate if page exists. (Virtual Page Num)

1 PPN (physical page number) / PPN (disk page number)

3. Page fault: Instruction references a memory page that isn't in DRAM.

- Page: Irlemal Fragmentation

6. TLB: Translation Lookaside Buffers 1. DMA. Direct Memory Access I/O. DMA, Disks. Networking. Cache for the Virtual Memory Page Tables. TLB reach = Page size x # of TLB extries. Statute LI & CPU - Allows I/O devices to directly r/w main memory, requires TLB reach = Page size x # of TLB entries.

7. Lazy allocation; not used -> not allocated.

**read/write/write GBs -> works

No recently used pages -> Memory Compression.

8. KSM: Kernel Samepage Merging 9 2 Winto on Uburtu coherency.

**a way to beep 1 copy of pages at host 05 level

Advanced Cache.

**Trash Plumbing set with hardware support: DMA engine.

**Trash Plumbing set with a contains registers writen by CPU. Hemory addr. to place data and annual memory, requires hardware support: DMA engine interrupt from device # direction > white of transfer amounts per transfer; Device/DMA engine hardle the transfer of transfer of transfer of transfer of transfer amounts per transfer; Device/DMA engine interrupts the CPU again to signal completion. -> CPU fines. DMA first a Burst Mode, Cycle Stealing Mode, Transparent Made.

**Josh Plumbing set with a contains registers writen by CPU. Hemory addr. to place data annual memory, requires hardware support: DMA engine interrupt some device # direction > white of transfer amounts per plumbing per posts. I/O device # direction of transfer of transfer of transfer interrupt from device # direction of transfer of transfer of transfer of transfer interrupt the CPU again.

**Double of transfer of tran Ls Advanced Cache. 2. HDD. Hourd Disk Drives " MRU is LRU Inclusive: Ls corctains LI evit LI V evict LI Disk Access Time = Seek Time + Rotation Time + Transfer Time + Controller Overhead.

Rotation Time = 1 time of a rotation (revolution) Exclusive: No source elements, evict L1 will go to L2. V Non-Inclusive: No relation. Exitt LIV, exitt LIV Seek Time = (Number of tracks / 3) x time to move across I track 2. LLC is not monolithic. Last level cache - On disk cache. Pre-fetch. read speed differs in different places. 3. Flash, low power, no crashes. 3. Prefetch to help oache. Protocol: packet structure and control commands to manage communication TCP/IP. Transmission Control Protocol/ Internet Protocol con eliminate compulsory coache misses WAN: wide area network. clone in cache block granularity. Ls8. Dependability and RAID. Reduce miss rate miss lockency, done by hardware, Dependability and RAID.

1. RAID. Redundant Arrays of Independent Disks.

ECC: Error Correcting Coole. EDC: Error Detection Code

- Spatial Redundancy. Temporal Redundancy (Retry)

2. MTTF. Mean Time To failure

MTTR: Mean Time To Repair

MTBf: Mean Time Between failures = MTTF+MTTR

Availability = MTTF+MTTR

3. AED. Annualized Failure Robe. = Total time (MTTF) Prefetch accuracy = used prefetches/sent prefetches. stride = 1, N = 2 => 10% Hardware Prefetching: Specialized hardware observes load/store access patterns and prefetches clata based on past access behaviour. Next-Line Prefetchers, Stride Prefetchers, Stream buffers 4. Scratchpad Memory (SPM) control the cache Correction: add up wrong parity position (1,2.4,8...)

RAID 0. Striping. High performance. No fault tolerance or redundancy.

RAID 1: Disk Mirroring / Shadowing. Each disk fully duplicated.

Most expensive. RAID 10 (striped mirrors), RAID 01 (nirrored stripes)

RAID 3: Parity Disk. Vertically store data, adol even parity disk.

RAID 4. High 1/0 Rate Parity; Devide into small blocks. small reads. FPGA (Field Programmable Gote Array) eg: Embedded System Design
Communicational any computing system with Specifically-functioned obvices. Tightly constrained Reactive and real-time wired routers of Handy constrained Reactive and real-time wired routers of Handware and software co-existence. Automotive applications ourtog release systemining Performance - Power consumption. Aerospace applications. Computer - Aided Design RAID 5. High I/O Rote Interleaved Parity: Pourity block distributed evenly in blocks small writes I new data world date refense systems ASIC, Application-specific integrated circuits.

Radar systems (Permanent circuitry) 139. Security. 1. The lives of Others - Over the our Implementation of Heartbleed, SSL/TLS: Secure Socket layer (deprecated).

"Message + length Transport layer Security."

The lives of Others. Very hard. FPGA: Combine flexibility with performance Shorter time-to-market and longer time-in-market 110 Block : LUT: Look-Up Table ; LE: logic elements; if. flip flop PES: Position Error Signal. Disk -> microphone. Routing, interconnecting. 3. Inception - Plant a value with a hamoner. + Logic Optimization consume major part of design flow time DRAM is Prone to Disturbance Errors. 4. HDL: hardware description language. Adjacent rows - victim rows - flip bits
DRAM cells are too close to each other, not electrically Warehouse-Scale Computing, Map Reduce, and Spark. isolected from each other. Physical type # Aips -> another page " WSC: Request/Dota Level Parallelism (RLP/DLP)
low per-unit cost, high # of failures 4. Mission Impossible: when or where Side Channel Timing / Access (Cache line) Based Attack

The water horse - Flush the Loch Ness

Hush and Reload. (build side channel). PUE: Power Usage Effectiveness power efficiency measure PUE = Total Building Power

IT Equipment Power inclusive cache - all levels will be flushed. Perfection: 1.0. Google: 1.2 Med cooling x76 Kernal Space V TLBX 3. RLP . 69. Web - Search, Independent, Redundant copies Keywords: cache, timing, speculative execution, I memory paging, os pages, data of another process. 4. DLP. Map Reduce O Split inputs, stort up programs on a cluster of Assign map & reduce tasks to ielle workers Aim, leak / dump memory.
raise_exception ();
access (probe_array [secret * 4096]); Assign map a reduce tasks to idle workers

Perform a map task, generate intermediate key/value pairs

Write to the buffers.

Read intermediate key/value pairs, sort then by key

Perform a reduce task for each intermediate key,
write the result to the tutput files

Map. Devide large data set into pieces for independent
parallel processing

Reduce. Combine and process intermediate results to 7. Spectre: if 1x < array 1-size) y = array 2 [array 1[x] * 4096]; Pre-requisities: in array 1 [x], with an out-of-bound x larger than array 1-size, resolves to a secret byte k that is cocheol. the corray 1- size and array 2 uncached. iii. Previous x values have been valid.

Regarding a misprediction with an illegal x, array 2 [k*4096] will not be Reduce. Combine and process intermediate results to obtain final result. file = sc. textFile ("holfs.") used, but has been loaded into CPV cache. We can use Flush + Reload to guess k with array 2. Aim, read out a victim's sensitive information.

CPV with Out of eralor CPV cache

Vulnerable Hadoop , Spark . file. floot Map (lambda line: line.split ()) . map (lambola word: [word, 1)) Network Architecture speculative execution DRAM · reduce By Key I lambda a, b: a+b)