

1. 6 Great Ideas:

- ① Abstraction (Layers of Representation / Interpretation)
- ② Moore's Law, (Designing through trends).
- ③ Principle of Locality (Memory Hierarchy)
- ④ Parallelism
- ⑤ Performance Measurement & Improvement.
- ⑥ Dependability via Redundancy.

L2. 1. C Pre-Processor (CPP)
 $\text{foo.c} \xrightarrow{\text{CPP}} \text{foo.i} \rightarrow \text{Compiler (expr \#\# - mmn)}$
 * **MACRO**
 # transform parameter into strings
 ## connect tokens into 1 token

2. enum color { RED, GREEN, BLUE }; c = RED; // c=1;
3. FALSE: ① 0 ② NULL ③ No explicit Boolean type.
4. one element past end of array must be a valid addr.

L4. 1. ISA, Instruction Set Architecture.
 RISC, Reduced Instruction Set Computing.

2. no-op: add x0 x0 x0.
 standard no-op improves disassembler and potentially improves the processor

call func
 3. jal label; jal rd offset,
 jal offset = jal x1 offset
 j offset = jal x0 offset.
 jalr rd rs offset. sw: M[R[rs1]+imm] = R[rs2]
 ret; jr ra jr rs = jalr x0, rs, 0
 exist across local exits from and entries to procedures

L5. 1. 2 storage classes, automatic and static.
 procedure frame / activation record: segment of stack with saved registers and local variables.

L6. 1. keep sp the lowest addr. used: Interrupts may use the stack; arguments are in the frame of the caller.

2. Stored-program computer, consequence
 #1: Everything Addressed
 #2: Binary Compatibility.
 PC: Program Counter - Instruction Counter.
3. rs: source register
 rd: destination register.
4. branch: reach $\pm 2^{10} \times 32$ bit instructions. on either side of PC.
5. lui edge case, if last 12 bit is negative, add 1 to lui imm, then addi.
6. J format: $\pm 2^{18}$ 32-bit instructions.

* C 优先级:

→ 后缀	() [] →, ++ --	→ 位与 &
← 无	+ - ! ~ ++ -- (type) * & sizeof	→ 位异或 ^ 01 → 1 11 → 0
→ 乘除	* / %	→ 位或
→ 加減	+ -	→ 逻辑与 &&
→ 移位	<< >>	→ 逻辑或
→ 关系	< <= > >=	← 条件 ? :
→ 相等	== !=	← 赋值 =

L7 1. All I type do sign extension include stiu.

2. Interpreter: easier to write, better error message, slower, code smaller, instruction set independence (portable).
 Translation: more efficient, higher performance, hide source from user.

3. CALL: C program: foo.c → Compiler
 → Assembly program: foo.s → Assembler
 → Object (mach lang module) foo.o
 lib.o → Linker → Executable (mach lang pgm): a.out
 → Loader → Memory.

4. Compiler: output may have pseudo-instructions
 Lexer, Parser, Semantic Analysis & Optimization
 Code generation.

5. Assembler: reads and uses directives.

- 1° inst & labels .text; .data; .globl sym: declare sym have addr. global & can be referenced from other files;
- 2° Create 2 tables .ascii str, store str in memory &
- 3° Gen obj file. null-terminate it; .word w1 .. wn

Tail Call Optimization
 Compress code.
 return directly

Forward Reference Problem: 2 pass over the pg.

Symbol Table: list of labels and static data that can be referenced.

Relocation Table: identifies lines of code that need to be fixed up later. (ideal relocate)

6. Liner. 4-type of addr.
 PC-Relative Addressing
 External Function Reference
 Static Data Reference
 knows: length and ordering of text and data segment calculates, absolute addr. of each label to be jumped to and each piece of data being referenced
 Output: executable with text and data + header.

7. Loader. OS.

read header → create space → cp. inst. & data
 → cp. arg. on stack → init reg. → start up routine & set PC.

8. Areas of memory

static data, stack, heap.

* Assembler generates machine language code.
 only allows generation of TAL (True Assembly Language) no pseudo inst

Linker only allows generation of binary machine code
 Static

DLL, Dynamically linked libraries .dll, .so

L8. Synchronous Digital System (SDS)

central clock
High voltage time 1
Low false 0


1. Transistors.

High voltage (V_{dd}) means 1
modern processor V_{dd} ~ 1.0 volt
midpoint to decide 0 or 1. Higher V_{dd}, higher clk frequency

2. CMOS Transistors.

MOS: Metal-Oxide on Semiconductor

C: Complementary
use pairs of normally-on and normally-off switches



MOSFET: metal-oxide-semiconductor field-effect transistors. FET: CMOS circuits use a combination of p-type and n-type.

4. Moore's Law: 2x Transistors / chip every 2 years.

3. N-type (negative) pass weak 1's (V_{dd}-V_{th})
strong 0's (Ground) ✓
P-type (positive) pass weak 0's (V_{th})
strong 1's (V_{dd}) ✓

6. $\overline{B}C + B\overline{C} = B \oplus C$. Truth table * Gate diagram


$$X + YZ = (X + Y)(X + Z)$$

$$XY + X = X, (X + Y)X = X$$

$$\overline{X}Y + X = X + Y, (\overline{X} + Y)X = XY$$

$$\overline{XY} = \overline{X} + \overline{Y}, \overline{X + Y} = \overline{X} \overline{Y} \text{ DeMorgan's Law}$$

7. SDS { CL: Combinational Logic ALU SL: Sequential Logic Register (state elements)



* propagation delay. 传输延迟

on LOAD = sample on rising edge of CLK
(positive edge triggered).


L9. Hold Time violations

Clk → Q + best case combinational delay < Hold Time
Sol. Add delay (> inverters)

PS, present state;
NS, next state.

3. mux.
 $c = \overline{s}a + sb$


4. adder.



$$s_i = \text{XOR}(a_i, b_i, c_i) \text{ (or 3 w/ output)}$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i)$$

$$= a_i b_i + b_i c_i + c_i a_i$$



xor serves as conditional inverter.

L10. break into stages:

- smaller stages are easier to design.
- easy to optimize (change) one stage without touching others (modularity).

3. 5 stages:

fetch inst, PC+4 IF: Instruction Fetch
opcode, read reg, imm ID: Instruction Decode
ALU EX: Execute (ALU, Arithmetic-Logic Unit)
MEM: Memory Access
WB: Register Write.

3. register, write enable: Negated?, Asserted!

4. Implementing:

Instr. Itype: -3048 ~ 3047

Btype: -4096 ~ 4094

in 2-byte increments

UJtype (jal): -2¹⁹ ~ 2¹⁹ - 1

2-bytes apart

± 2¹⁸ 32-bit instructions.

Utype: 0 ~ 2³⁰ - 1 (upper bit)

L11. ROM: Read-Only Memory.

Combinatorial Logic truth table → gates.

2. Control Block Design.

11-bit addr. inputs; Inst[30,14:13,6:2], Btype, Btype

AND Logic. (with xor, unused) - Address Decoder

OR Logic. for output.

3. RTL: Register Transfer Level.

RISC-V Green Card Verilog

HDL: Hardware Description Languages.

eg. ABEL, VERILOG, VHDL

Advantage: Documentation & Flexibility;

Portability; one language for modeling

simulation, synthesis; productivity.

However, different way, engineers not used to.

Use HDL to create

VLSI (Very Large Scale Integration).

ASIC (Application-specific integrated circuit).

a program for FPGA (Field-programmable gate array).

4. A higher clock frequency will improve throughput ↑ and latency ↓

Pipelining: Higher throughput, higher latency.

* Adder overflow, carry into MSB ≠ Carry out MSB.

* type m32 m64 (bytes)

size 4 8 NULL, long int, void*

Packaging is based on the largest element.

* ASCII standard character from 0 to 127.

* .data

str: .string "Hello world?"

.text

la a1, str

ecall a0

print_int 1 int in a1

print_string 4 null-terminated str in a1

exit 10

print_char 11 ASCII char in a1

0	000 0
1	000 1
2	001 0
3	001 1
4	010 0
5	010 1
6	011 0
7	011 1
8	100 0
9	100 1
A	101 0
B	101 1
C	110 0
D	110 1
E	111 0
F	111 1

L12. " Pipelining Hazards

1) Structural hazard

a required resource is busy, needed in multiple stages.

Sol. add more


- Regfile, 2 independent read ports and 1 independent write ports.
- Memory Access, Data M & Inst M. Cache.

RISC ISAs designed to avoid structural hazards. at most 1 memory access / instruction.

2) Data hazard: Register Access.



ALU res Sol. Forwarding. = Bypassing.



3) Control hazard.

Slot after a load, load delay slot.

If next inst use load res, stall.

Sol. put unrelated inst into load delay slot.

4) Load Data Hazard.



Sol. Branch Prediction.

L13. " ILP: Instruction-Level Parallelism.

- Multiple issue "superscalar".
- "Out-of-Order" execution.
- Hyper-threading.

1. Hyper-threading

Duplicate all registers, same CL blocks.

2. Superscalar: higher throughput.

• Iron Law of Processor Performance.

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}$$

Or calculate CPI.


$$\text{CPI} = \sum_{\text{inst}} \text{freq}(\text{inst}) \times \text{CPI}(\text{inst})$$

4. Complex pipelines

Issue: Assign instruction to functional unit.

GPRs: General Purpose Registers.

FPRs: Floating Point Registers.




5. Static Multiple Issue.

= Very Long Instruction Word (VLIW).

- { ALU or branch instruction
- { Load or store instruction.

6. Dynamic Multiple Issues (Superscalar).



Commit unit (Reorder Buffer) (ROB) = result buffer

DoD Fetch - Decode/Rename - Execute - Commit (graduation)

Does NOT need speculation. DoD: Out-of-Order; speculative scheduling. InO: In-Order.

Same: Dispatch (Issue) (put inst into machine) always in-order. Inst fetch/decode/rename always in-order.

7. Data-in-ROB Design.

$v, i | \text{Opcode} | p, \text{Tag}, \text{Src1} | \dots | p, \text{Reg}, \text{Res}, \text{Exp}$

$p=1$ use data from architectural reg.

Tag: index in ROB

v : valid bit, set on dispatch; issue bit i .

complete \rightarrow set p bit. set on issue

8. Renaming.

resolve fake reg. dependencies.

CPU can have more physical regs than ISA.

When write of same reg. commits we can reuse it.

L14. " Locality:

- Temporal Locality
- Spatial Locality

Principle of Locality: Programs access small portion of address space at any instant of time (spatial locality) and repeatedly access that portion (temporal locality).

Inst: $\text{PC} + 4$; loop iteration.

Stack: subroutine call / return.

Data: vector / scalar (向量, 标量)

Cache gives illusion of speed of fastest memory with the size of largest memory. (cheapest) principle locality + memory hierarchy

Block size (offset) = \log_2 (# of bytes per block)

of cache lines (blocks) = cache size / block size in bytes

of sets = # of cache lines / # of ways

Size of index = \log_2 (# of sets)

Size of tag = addr. size - size of index - size of block.

Tag | Set Index | Block offset

4. valid bit - program start, all invalid (0).
5. Fully Associative (no index) \rightarrow more associativity (ways) \rightarrow $\times 2$ / bit
- Direct Mapped. Tag || Index | Block offset
- N-way Set Associative. fixed-size cache
6. Total cache capacity =
- Associativity \times # of sets \times block-size
- Bytes = blocks/set \times sets \times Bytes/block
- $C = N \times S \times B$

L15. 1. Handling store with write.

1) Write-Through Policy.

1. Simpler control logic

2. Easier to make reliable (Redundancy)

Write \rightarrow cache \rightarrow memory

Include Write Buffer, update mem parallel to processor. If store miss, load cache line.

2) Write-Back Policy

1. complex control logic

2. variable timing (0, 1, 2) Need "Dirty" Bit.

3. reduce write traffic Write when evict block from cache.

4. harder to make reliable Write-allocate (No write allocate, write without fetch)

Store, cache miss: read data from memory, then update and set dirty bit.

2. AMAT: Average Memory Access Time.

AMAT = Time for a hit + Miss rate \times Miss penalty.

3. LRU: Least Recently Used

2-way SA $\&$, add a bit, set to 1 if referenced, reset the other (last used)

Random Replacement, First-in First-Out (FIFO), Not-most-Recently Used (NMRU) (use replacement ptr)

4. Cache Misses (3Cs)

- Compulsory (cold start or process migration). Calculate: set the cache size to inf, and fully associative. count # of misses. Sol: increase block size (increase miss penalty / miss rate).

- Capacity

Calculate: change cache size from inf. to current, usually in power of 2, count misses. Sol: increase cache size (increase access time).

- Conflict (Collision)

Multiple memory locations mapped to the same cache block.

Calculate: change from fully associative to n-way set associative while counting misses

Sol: increase cache size increase associativity (increase access time)

5. Improve Cache Performance (AMAT)

Hit time (Smaller cache) decrease associativity?

Miss rate (Bigger cache, Better program) decrease block size?

Miss penalty (Multiple cache level).

Simplicity often wins.

6. Cache flush: invalidate all entries.

Cache capacity: total # of bytes in the cache

Cache line = cache block.

Cache block size: # of bytes in each cache line.

L16. 1. Victim cache. (full-associative, 16-64 entry). collect evicted cache lines.

	Hit time	Miss rate	Miss penalty
associativity \uparrow	\uparrow	\downarrow	-
# entries \uparrow (capacity \uparrow)	\uparrow	\downarrow	-
block size \uparrow	-? \uparrow ?	\uparrow	-? \uparrow ?

same capacity & ways. slightly \downarrow ? not first

3. Branch Predictor.

e.g. N entry, direct-mapped (0-4x1 bit mem. PC[14:2] as index, if bit set, predict jump.

Predict Place	Predict Action	Correct	Stalls
IF	-	\checkmark	0
IF	-	\times	2
ID	Taken	\checkmark	1
ID	Not Taken	\checkmark	0
ID	-	\times	2

Improve:

Not take 00-01 + 10-11 take diminishing returns 收益递减

4. return target location: stack stores ra. Branch target buffer.

5. Local miss rate of L2 $\&$ = L2 $\&$ Misses / L1 $\&$ Misses

Global miss rate of L2 $\&$ = L2 $\&$ Misses / Total accesses.

= Local miss rate L2 $\&$ \times Local miss rate L1 $\&$

L17. 1. Performance (Power is not a good measure)

Latency (response time / execution time)

Bandwidth (throughput)

Performance = 1 / Program Execution Time.

Time = $\frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock cycle}}$

Instruction Count CPI 1 / Clock rate

ISA affects all 3 things, other affects former 2.

3. Workload, Set of programs run on a computer programs, inputs, relative frequencies

Benchmark, Program selected for use in comparing computer performance forms a workload

SPEC: System Performance Evaluation Cooperative

$\sqrt[n]{\prod_{i=1}^n \text{Execution time ratio}_i}$ (than ref computer)

3. m bits \times n bits = m+n bit product.

unsigned: 整式运算

recommend, mul + mul, div + rem, can fuse 2 ops into 1

4. mantissa \rightarrow 1.01 two \times 2⁻¹ \leftarrow exponent

binary point \uparrow radix (base)

Overflow: $> 2.0 \times 2^{16}$; $< -2.0 \times 2^{16}$

Underflow: negative exp larger than field

Significand: sign-magnitude.

Exponent: Biased Notation

Exponent	Significand	Object
0	0	sign for ± 0
0	nonzero	Denorm $\times 2^{-16}$, no leading 1
1-54	anything	\pm fl. pt. #
55	0	\pm ∞
55	nonzero	NaN Significant to debug

L18. Amdahl's Law, Data-level Parallelism (DLP)

- Single-Instruction / Single-Data Stream (SISD)

Superscalar is SISD. - Intel Pentium 4 RISCv CPU

Flynn Taxonomy

SIMD, MIMD, MISD (rare).
SSE, MMX, AVX, SSE inst of x86
multicore CPUs
Intel Xeon e5345 (Clovertown)

- Amdahl's (Heartbreaking) Law

$$\text{Speedup } w/E = \frac{1}{(1-F) + \frac{F}{S}}$$

E: enhancement.

F: fraction can accelerate.

- Strong scaling: speedup without increase size of problem.

Weak scaling: \uparrow problem size proportionally to \uparrow # of processors

Load balancing (schedule (dynamic))

- Intel SSE Intrinsics

These are C instructions that are translated directly to SSE instructions enabling us to put SSE instructions in C code.
Loop unrolling: Take a for loop in C and explicitly write a certain number of those loop iterations in the body of loop.
Advantages: less loop overhead; it can avoid data hazards; SIMD instructions can be used.

```

__m128i xmm0, xmm1;
__m128i t0 = xmm0[0] * xmm1[1];
__m128i t1 = xmm0[1] * xmm1[1];

```

L19. Thread-Level Parallelism (TLP) & OpenMP Intro.

- Thread: a sequential flow of instructions that performs some task.

Operating System Threads: give the illusion of many active threads by time-multiplexing software threads onto hardware threads.

Hardware Multithreading (Hyperthreading).

- OpenMP is a language extension used for multi-threaded, shared-memory parallelism.

gcc -fopenmp name.c

```

#pragma omp parallel private (x)
{
    reduction (+: sum)
}

```

- Read/Write Pairs (Solution 1 for Synchronization).

load reserved: lr rd, rs

store conditional: sc rd, rs1, rs2

Test-and-Set. at s1

- Atomic Memory Operations (AMDs)

amoadel.w rd, rs2, (rs1);

t = M[x[rs1]];

x[rd] = t;

M[x[rs1]] = t + x[rs2];

li t0, 1

Try: amoswap.w.ag t1, t0, (a0)

bnez t1, Try

critical section here

amoswap.w.r1 x0, x0, (a0)

li t2, 1
Try: lr t1, s1
bne t1, x0, Try
sc t0, s1, t2
bne t0, x0, Try
Locked: ...
Unlock: sw x0, 0(s1)


L20 Cache Coherence.

- When cache miss/writes, notify other processors and invalidate any other copies.

Snoopy Cache

Inclusion property

entries in L1 must in L2.



false sharing: Block ping-pongs between two caches even though processors are accessing disjoint variables

- Coherence Misses (communication misses) \uparrow

L21 Intro to Operating System.

- core of OS

Provide interaction with the outside world.

Provide isolation between running programs

- switch on computer.

BIOS: Find a storage device and load first sector
Bootloader: Load the OS kernel from disk into a location in memory and jump to it.

OS Boot: Initialize services, drivers, etc.

Init: Launch an application that waits for input in loop; fork process

- UEFI, Unified Extensible Firmware Interface
Successor of BIOS (Basic Input Output System)

- Memory Mapped IO

Polling: Processor reads from Control

Register in loop, waiting for device to set

LSB. Ready bit in Control reg to say it's OK. Then loads from input or writes to output data register.

Interrupt-driven IO

Interrupt \rightarrow CPU Interrupt Table \rightarrow handler

\rightarrow perform job to handler. \rightarrow ret

Trap: action of servicing interrupt or exception by hardware jump to "trap handler" code.

- Handle Traps.

earlier overrides later. M stage

If exception/interruption at commit: update Cause and SEPC reg., kill all stages, inject handler PC into fetch stage.

- Syscalls, raise software interrupt

Context switch: switch between processes in OS

Scheduling: decide what process to run.

Bound reg. \rightarrow Bound violation?

Reg. Base reg. \rightarrow Base and Bound Machine

L22 Virtual Memory

- Why VM?
 - Adding Disks to Hierarchy.
 - Simplifying Memory for Apps.
 - Protection Between Processes

Virtual Address Space; Physical Address Space.

Base and Bound \rightarrow Memory Fragmentation. (1w/sw)

- 16 KiB DRAM, 4 KiB Pages (VM), 128 B blocks (\$), 4 B words

- Each user has a page table

Page Table (PT) in Physical Memory.

- PTE (Page Table Entry) Access with PT Base Reg. + VPN

1 bit to indicate if page exists.

PPN (physical page number) / DPN (disk page number)

- Page fault: Instruction references a memory page that isn't in DRAM.

- Page: Internal Fragmentation.

6. TLB: Translation Lookaside Buffers
Cache for the Virtual Memory Page Tables.
TLB reach = Page size \times # of TLB entries.
7. Lazy allocation: not used \rightarrow not allocated.
read/write/write GBs \rightarrow works
No recently used pages \rightarrow Memory Compression.
8. KSM: Kernel Samepage Merging \rightarrow Win10 on Ubuntu.
a way to keep 1 copy of pages at host OS level

L27 DMA

- Between LI & CPU
- Free coherency
- Trash CPU working set with transferred data
- Between host-level cache and main memory
- not mess with cache
- need to explicitly manage coherency

L27 I/O: DMA, Disks, Networking.

1. DMA, Direct Memory Access
- Allows I/O devices to directly r/w main memory, requires hardware support: DMA engine.
 - contains registers written by CPU, memory addr. to place data
 - # of bytes, I/O device # direction, width of transfer, amount per
 - Incoming Data: Receive interrupt from device; CPU takes interrupt, begins transfer; Device/DMA engine handle the transfer; Upon completion, Device/DMA engine interrupt the CPU again.
 - Outgoing Data: CPU decides to initiate transfer, confirms that external device is ready; CPU begins transfer; Device/DMA engine handle the transfer; Device/DMA engine interrupts the CPU again to signal completion. \rightarrow CPU free
 - Options: DMA first \leftarrow Burst Mode, Cycle Stealing Mode, Transparent Mode
2. HDD: Hard Disk Drives

Disk Access Time = Seek Time + Rotation Time + Transfer Time + Controller Overhead.

Rotation Time = $\frac{1}{\text{time of a rotation (revolution)}}$

Seek Time = (Number of tracks / 3) \times time to move across 1 track.

- On disk cache, prefetch.
- 3. Flash, low power, no crashes.
- 4. Protocol: packet structure and control commands to manage communication. TCP/IP, Transmission Control Protocol / Internet Protocol WAN: wide area network.

L28. Dependability and RAID.

1. RAID: Redundant Arrays of Independent Disks.
- ECC: Error Correcting Code. EDC: Error Detection Code
- Spatial Redundancy, Temporal Redundancy (Retry)
2. MTTF: Mean Time To Failure
MTTR: Mean Time To Repair
MTBF: Mean Time Between Failures = MTTF + MTTR
- Availability = $\frac{\text{MTTF}}{\text{MTTF} + \text{MTTR}}$ $\uparrow \Rightarrow$ MTTF \uparrow , MTTR \downarrow
3. AFR: Annualized Failure Rate = Total time / MTTF
4. Even Parity.
- Hamming ECC.
- Correction: add up wrong parity position (1, 2, 4, 8, ...)
- RAID 0: Striping, High performance. No fault tolerance or redundancy.
- RAID 1: Disk Mirroring / Shadowing. Each disk fully duplicated. Most expensive.
- RAID 10: (striped mirrors), RAID 01 (mirrored stripes)
- RAID 3: Parity Disk. Vertically store data, add even parity disk.
- RAID 4: High I/O Rate Parity. Divide into small blocks, small reads \checkmark
- RAID 5: High I/O Rate Interleaved Parity. Parity block distributed evenly in blocks small writes \checkmark new data xor old data = new parity.

RAID all improve performance \times

L29. Security.

1. The lives of Others - Over the air Implementation flow
- Heartbleed, SSL/TLS, Secure Socket Layer (deprecated).
message + length Transport Layer Security.
2. The lives of Others - Very hard.
- PES: Position Error Signal. Disk \rightarrow microphone.
3. Inception - Plant a value with a hammer.
- DRAM is Prone to Disturbance Errors.
- Adjacent rows - victim rows - flip bits
DRAM cells are too close to each other, not electrically isolated from each other. Physical Page # flips \rightarrow another page
4. Mission Impossible: when or where
- Side Channel Timing / Access (Cache line) Based Attack
5. The water horse - Flush the Lock Ness
- Flush and Reload. (built side channel)
- inclusive cache - all levels will be flushed.
6. Meltdown
- Keywords: cache, timing, speculative execution, memory paging, OS pages, data of another process.
- Aim, leak / dump memory.
- raise_exception();
access(&probe_array[secret * 4096]);

7. Spectre: if (x < array1_size) y = array2[array1[x] * 4096];

Pre-requisites:

- i. array1[x], with an out-of-bound x larger than array1_size, resolves to a secret byte k that is cached.
- ii. array1_size and array2 uncached.
- iii. previous x values have been valid.

Regarding a misprediction with an illegal x, array2[k * 4096] will not be used, but has been loaded into CPU cache. We can use Flush + Reload to guess k with array2. Aim, read out a victim's sensitive information.

CPU with out of order speculative execution CPU cache DRAM Network Vulnerable Architecture Disk

L23 Advanced Cache.

1. MRU is LRU
- Inclusive: L2 contains L1 evict L1 \checkmark
 - Exclusive: No same elements, evict L1 will go to L2.
 - Non-Inclusive: No relation. evict L1 \checkmark , evict L2 \checkmark
2. LLC is not monolithic. Last level cache
read speed differs in different places.
3. Prefetch to help cache.
can eliminate compulsory cache misses done in cache block granularity.
Reduce miss rate / miss latency, done by hardware.
Prefetch accuracy = used prefetches / sent prefetches.
stride = 2, N = 1 \Rightarrow 0%
stride = 1, N = 2 \Rightarrow 50%
Hardware Prefetching, Specialized hardware observes load/store access patterns and prefetches data based on past access behaviour.
Next-Line Prefetchers, Stride Prefetchers, Stream buffers
4. Scratchpad Memory (SPM) control the cache.

L25 FPGAs (Field Programmable Gate Array)

1. Embedded System Design
- any computing system with
 - Specifically-functioned
 - Tightly constrained
 - Reactive and real-time
 - Hardware and software co-existence.
 - Performance - Power consumption.
 - CAD, Computer-Aided Design
 - ASIC, Application-specific integrated circuits.
 - (Permanent circuitry)
2. FPGA: Combine flexibility with performance
Shorter time-to-market and longer time-in-market
3. LUT: Look-Up Table; LE: logic elements; FF: flip flop
Routing, interconnecting.
+ Logic Optimization consume major part of design flow time
4. HDL, hardware description language.

L26 Warehouse-Scale Computing, MapReduce, and Spark.

1. WSC: Request/Data Level Parallelism (RLP/DLP)
low per-unit cost, high # of failures
2. PUE: Power Usage Effectiveness power efficiency measure
PUE = $\frac{\text{Total Building Power}}{\text{IT Equipment Power}}$ for WSC (servers)
Perfection: 1.0 Google: 1.2 Head cooling 50%
3. RLP: Web-Search, Independent, Redundant copies.
4. DLP: MapReduce
- Split inputs, start up programs on a cluster of machines
 - Assign map & reduce tasks to idle workers
 - Perform a map task, generate intermediate key/value pairs
 - Write to the buffers.
 - Read intermediate key/value pairs, sort them by key
 - Perform a reduce task for each intermediate key, write the result to the output files
- Map: Divide large data set into pieces for independent parallel processing
- Reduce: Combine and process intermediate results to obtain final result.
- Hadoop, Spark.
- ```
file = sc.textFile("~/hdfs-")
file.flatMap(lambda line: line.split())
 .map(lambda word: (word, 1))
 .reduceByKey(lambda a, b: a + b)
```