
Graphic Era Hill University, Dehradun (Answer Sheet for Online Examination Feb. 2022)

Name: Saniau Rhamonill	campus: (DEHRADUN/BHIMTAL/HALDWANI)
Dalla Da	riv.Roll No2101184 Student ID2161022
Subject Name: COA	mid Sw Subject Code: Page No
Subject Name:	
nor Grate	contraction of not-or and umplis
	with unwited author. The outpor
- 0,	The same of the sa
ay this gate is h	igh only aliam all unper son hot nor
low. A standard	logic symbol you a 2- inpot the
gate and the equ	logic symbol you a 2-input nor divalent or gate followed by and in below figure.
INVERTOR are shown	m batto j.go
a h man cut	logic Symbol.
Standard . nor Grate	10910 239111-51
2= A+8	z = A+B
The abstraction of this	gate is OR gate z' is
Tra operation ag only	900 == 3: 3
Z'= A+B+C+	N
and the author $Z = \overline{Z'} = \overline{A}$	ITBTC N
	man att is
Troth Table For	
Santut & courter Z	
9m/mt 1 author 2 AB OO 1	
Penput 1 centror 2	Sp. J.
	map att is

From table we find the nor got author is exact unions of OR-got author for all possible imput conditions. Whose are an OR-got author for all high goes high when any imput is high, the nor got author goes low when any input is high.

wait diagram jor nor gate.




(6) Electrical Amalog of nor gate.

The electrical wave and electrical analog by nor gotte are shown air diagram. As seen from (a) the author 2 is Long when both transistor are cut aff. is when A = 0 and B = 0 too any other condition by import such as A = 1 B = 0 or A = 0 B = 1 or A = 1 B = 1, one or both transistor operates in Saturation and as a result one output z is low.

From diagram (b) it is evident that lamp does not glow the author is 0 when either by two temps unpot A as B is high. The author is high (the lamp glow) only when both of import are low:

Standard Package 16 7402



pinout diagram for not gate

The about jigure depicts the permost deays arm ay 1C74028.

a TTL quand 2 empet not gate. This IC contains. 4 25in

2 empet not gate contains a 14-pin dual ein line

package (DIP).