



Workshop:-1 [CMOS Inverter Design]

Switching Threshold $\rightarrow V_{th} = \frac{V_{DD}}{2}$ 

we'll change $m=1, 2, 3, 4, 5, \dots$
 So, we'll get $V_m = \frac{V_{DD}}{2}$



For mid-point both PMOS & NMOS will be in saturation.

$$(I_D)_p = (I_D)_n$$

$$\frac{1}{2} \mu_p \left(\frac{W}{L} \right)_p [V_{GS} - |V_{thp}|]^2 = \frac{1}{2} \mu_n \left(\frac{W}{L} \right)_n [V_{GS} - V_{thn}]^2$$

For 180nm technology	$\left(\frac{W}{L} \right)_p = \frac{\mu_n (V_{GS} - V_{thn})^2}{\mu_p (V_{GS} - V_{thp})^2}$
$(V_{thn}) = 0.3075V$	
$(V_{thp}) = -0.555V$	


After substitution:-

$$\mu_n = 314 \text{ cm}^2/\text{Vs}$$

$$\mu_p = 114 \text{ cm}^2/\text{Vs}$$


$$\left(\frac{W}{L} \right)_p = \frac{\mu_n}{\mu_p} = \frac{314}{114} = 2.75$$

Rise time & Fall time



$$90\% \text{ of } 1.8V = 1.62V$$

$$10\% \text{ of } 1.8V = 0.18V$$



$$T_f = 100 \text{ ns}$$

$$T_f = 459.5 \text{ ps}$$

$$= 0.459 \text{ ns}$$

$$T_f = 661.15 \text{ ps}$$

$$= 0.661 \text{ ns}$$

$$V_{mid} = 0.89V$$