

Peter Fabian Arnold s0574033


Struktur

- 1. Definition
- 2. Architektur
- 3. Layers
 - a. Physical Layer
 - Datenübertragung
 - b. Data Link Layer
 - c. Transaction Layer

Definition

- Eine schnelle interne Schnittstelle für Erweiterungskarten in Computer-Systemen.
- Beschreibt Software-Protokoll, elektrische und mechanische Eigenschaften der Steckverbinder und Erweiterungskarten.












Architektur




Layers



Physical layer - Anschluss





Physical laver

			i ilysical lay	C I				
Pin	Side B	Side A	Description	19	HSOp(1)	Reserved	Lang 4 transmit data Land	OF STATE OF THE PARTY OF THE PA
1	+12 V	PRSNT1#	Must connect to farthest PRSNT2# pin	20	HSOn(1)	Ground	Lane 1 transmit data, + and -	OCIEXIV.
2	+12 V	+12 V		21	Ground	HSIp(1)	Land described data and	11.00
3	+12 V	+12 V	Main power pins	22	Ground	HSIn(1)	Lane 1 receive data, + and -	
4	Ground	Ground		23	HSOp(2)	Ground	Lane 2 transmit data, + and -	
5	SMCLK	TCK		24	HSOn(2)	Ground	Lane 2 transmit data, + and -	
6	SMDAT	TDI	SMBus and JTAG port pins	25	Ground	HSIp(2)	Lane 2 receive data. + and -	
7	Ground	TDO		26	Ground	HSIn(2)	Differ	ntial V ₊
8	+3.3 V	TMS	Total Control		HSOp(3)	Ground	Lane 3 transmit data + and -	1 0 1 0

Ground

HSIp(3)

HSIn(3)

Ground

Reserved

Zero volt reference

Supplies power to the PCle card

Signal from the card to the motherboard

Signal from the motherboard to the card

HSOn(3)

Ground

PRSNT2#

Ground pin

Power pin

Card-to-host pin

Host-to-card pin

32 Ground

PWRBRK#^[26]

PCI Express x4 cards end at pin 32

Lane 3 transmit data, + and -

Lane 3 receive data. + and -

```
V_{CM}
V<sub>CM</sub>=Common-mode voltage
V<sub>DM</sub>=Differential-mode voltage
```

28

Link reactivation; fundamental reset [24]

Aux power & Standby power

Reference clock differential pair

Lane 0 transmit data, + and -

Lane 0 receive data, + and -

Clock Request Signal

+3.3 V

+3.3 V

PERST#

Ground

REFCLK+

REFCLK-

Ground

HSIp(0)

HSIn(0)

Ground

PCI Express x1 cards end at pin 18

Key notch

TRST#

10 +3.3 V aux

12 CLKREQ#[25]

11 WAKE#

13 Ground

14 HSOp(0)


15 HSOn(0)


16 Ground

18 Ground

PRSNT2#


Datenübertragung





Version	Intro-	Line code		Transfer rate	Throughput ^{[i][iii]}				
	duced			per lane	x1	x2	х4	x8	x16
1.0	2003	NRZ	8b/10b	2.5 GT/s	0.250 GB/s	0.500 GB/s	1.000 GB/s	2.000 GB/s	4.000 GB/s
2.0	2007			5.0 GT/s	0.500 GB/s	1.000 GB/s	2.000 GB/s	4.000 GB/s	8.000 GB/s
3.0	2010		128b/130b	8.0 GT/s	0.985 GB/s	1.969 GB/s	3.938 GB/s	7.877 GB/s	15.754 GB/s
4.0	2017			16.0 GT/s	1.969 GB/s	3.938 GB/s	7.877 GB/s	15.754 GB/s	31.508 GB/s
5.0	2019			32.0 GT/s	3.938 GB/s	7.877 GB/s	15.754 GB/s	31.508 GB/s	63.015 GB/s
6.0	2022	PAM-4 FEC	242B/256B FLIT	64.0 GT/s 32.0 GBd	7.563 GB/s	15.125 GB/s	30.250 GB/s	60.500 GB/s	121.000 GB/s
7.0	2025 (planned)			128.0 GT/s 64.0 GBd	15.125 GB/s	30.250 GB/s	60.500 GB/s	121.000 GB/s	242.000 GB/s


Datenübertragung



Data link layer

- Reihenfolge der TLP(Transaction Layer Packages) festlegen
- Korrekte Übertragung der Daten sicherstellen (Id Tags und Prüfsumme)

 Eigene Pakete verschicken und Interpretieren (DLLP = Data Link Layer Packages)



Transaction layer

Header Data Payload

3/4 DWs 0 bis 1023 DWs

FMT Type Länge	31 30 29	28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9876543210
	FMT	Туре		Länge

FMT	TLP Format
00	3 DW header, keine Daten
01	4 DW header, keine Daten
10	3 DW header, mit Daten
11	4 DW header, mit Daten

erstes DW des Headers

DW: Double Word -> 32 Bit

Transaction layer

Address [31:2]

0x3f6bfc10 Data DW 0

0x12345678

Status 6

Tag

0x0c

0x00

Data DW 0

0x12345678

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Tag (unused)

 0×00

Length

0x001

Length

0x001

0x40

Byte Count

0x004

1st BE

0xf

Last BE

0x0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17

Requester ID

0x0000

TC

TC

Type

0x00

Type

0x0a

Completer ID

0x0100

Requester ID

0x0000

R Fmt

0 0x2

R Fmt

DW 0

DW 1

DW 2


DW 3

DW 0

DW 1

DW 2

DW₃



FMT

00

4 DW header, mit Daten

3 DW header, keine Daten

TLP Format

Write Packet R

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Lower Address

Completion TLP

0x4a000001 0x01000004 0x00000c00 0x12345678

0x4000001

0x000000f

0x12345678

0xfdaff040

Danke fürs Zuhören

Quellen

- https://www.elektronik-kompendium.de/sites/com/0904051.htm
- http://picmg.mil-embedded.com/articles/pci-express-protocol-primer/
- https://www.youtube.com/watch?v=sRx2YLzBlgk
- https://upload.wikimedia.org/wikipedia/commons/a/a3/PCIe J1900 SoC ITX Mainboard IMG 1820.JPG
- https://www.fpga4fun.com/PCI-Express4.html
- https://marvel-b1-cdn.bc0a.com/f0000000283630/samtec-cdn.azureedge.net/kineticimages/images/mackdadd y-familypages/pci-express/pci macdaddy mobile header.jpg
- https://www.thomas-krenn.com/de/wikiDE/images/1/12/PCIe-Slots-Abmessungen-sind-versionsunabhaengig.jpg
- https://assets.reedpopcdn.com/digitalfoundry-best-graphics-card-every-amd-nvidia-tested-7001-158774589683
 7.jpg/BROK/thumbnail/1600x900/quality/100/digitalfoundry-best-graphics-card-every-amd-nvidia-tested-7001-1587745896837.jpg
- https://help.elgato.com/hc/article_attachments/360091950052/291549.image0.jpg
- https://tu-dresden.de/ing/informatik/ti/vlsi/ressourcen/dateien/dateien_studium/dateien_lehstuhlseminar/vortraeg
 e lehrstuhlseminar/folder-2011-04-14-7861139448/pcie.pdf?lang=de
- https://prodigytechno.com/wp-content/uploads/2021/11/Fig-3-600x585-1.jpg
- https://www.pcqameshardware.de/screenshots/original/2017/02/Detail Gigabyte Erweiterung-pcqh.JPG
- https://de.wikipedia.org/wiki/PCI_Express