

# DIGITAL IC DESIGN LAB (EC1062)



## **LAB ASSIGNMENT - 2**

Submitted By:

**ANKIT KUMAR** 

24EC4224

**Department: Microelectronics and VLSI** 

Submitted To:

## **Dr. Hemanta Kumar Mondal**

Assistant Professor, Department of ECE, NIT Durgapur
Submitted on-

Sign-	1   Page
olgii	ANKIT KLIMAR 24FC4224



# Design 1: Edge-triggered Flip-Flops (D, J-K, SR, T, Master-Slave)

## D Flip-Flop

## Objective:

Design and simulate the edge-triggered D Flip-Flop using Verilog.

### Specification:

- Function: The D flip-flop stores the input value (D) on the rising edge of the clock. The output (Q) follows the D input when the clock edge occurs.
- Characteristic Equation:

$$Q(t+1) = D$$

This equation indicates that the next state of Q (at t+1) is equal to the D input at time t.

• Truth Table:

Clock	D	Q (Next State)
1	0	0
1	1	1

### J-K Flip-Flop

### Objective:

Design and simulate the edge-triggered J-K Flip-Flop using Verilog.

### Specification:

- Function: The J-K flip-flop toggles the output (Q) when both J and K are high.

  If J = 1 and K = 0, Q is set. If J = 0 and K = 1, Q is reset.
- Characteristic Equation:

$$Q(t+1) = J\overline{Q}(t) + \overline{K}Q(t)$$

This equation describes how the next state Q(t+1) is a function of J, K, and the current state Q(t).

Truth Table:

Clock	J	К	Q (Next State)
1	0	0	Q (No change)
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q}$ (Toggle)



### SR Flip-Flop

### Objective:

Design and simulate the edge-triggered SR Flip-Flop using Verilog.

### Specification:

- Function: The SR flip-flop is a basic set-reset flip-flop. When S = 1 and R = 0, the output is set (Q = 1). When S = 0 and R = 1, the output is reset (Q = 0).
   Both S and R should not be high simultaneously.
- Characteristic Equation:

$$Q(t+1) = S + \overline{R}Q(t)$$

This equation represents the set and reset actions, where the next state depends on the inputs S and R.

• Truth Table:

Clock	S	R	Q (Next State)
†	0	0	Q (No change)
1	0	1	0
†	1	0	1
1	1	1	Invalid (X)

## T Flip-Flop

## Objective:

Design and simulate the edge-triggered T Flip-Flop using Verilog.

## Specification:

- Function: The T flip-flop toggles the output (Q) whenever the T input is high at the rising edge of the clock. If T = 0, there is no change.
- Characteristic Equation:

$$Q(t+1) = T\overline{Q}(t) + \overline{T}Q(t)$$

The next state Q(t+1) is a toggle function when T = 1, and remains unchanged when T = 0.

Truth Table:

Clock	Т	Q (Next State)
1	0	Q (No change)
1	1	$\overline{Q}$ (Toggle)



## Master-Slave J-K Flip-Flop

### Objective:

Design and simulate the Master-Slave J-K Flip-Flop using Verilog.

### Specification:

- Function: The Master-Slave J-K flip-flop consists of two J-K flip-flops connected in series. The master flip-flop is triggered on the rising edge of the clock, while the slave is triggered on the falling edge. This ensures that any changes in the output happen only after the clock cycle is complete, eliminating the possibility of race conditions.
- Characteristic Equation:

$$Q(t+1) = J\overline{Q}(t) + \overline{K}Q(t)$$

This characteristic equation is the same as the standard J-K flip-flop, but the key difference is that the master-slave configuration ensures output changes only after a full clock cycle.


• Truth Table:

Clock	J	К	Master (Q*)	Slave (Q) (Next State)
1	0	0	Q* (No change)	Q (No change)
1	0	1	0	0
1	1	0	1	1
1	1	1	$\overline{Qackslash^*}$ (Toggle)	$\overline{Q}$ (Toggle)




## **Block \_level Implementation**

Block-Level Implementation for D Flip-Flop




Block-Level Implementation for J-K Flip-Flop







## Block-Level Implementation for SR Flip-Flop



### Block-Level Implementation for T Flip-Flop



### Block-Level Implementation for Master-Slave J-K Flip-Flop





# Simulation Setup (for all flip-flops using NC Launch in Cadence)

#### Verification

IES (Incisive Enterprise Simulator) is the tool used for verification. Navigate to the Simulation directory where you have kept your RTL and test bench (simulation directory).

Invoke the tool by typing 'nclaunch -new' in the terminal. NCLaunch window will appear like in the below screen shot and in the NCLaunch window, select 'Multiple Step' option.



- On clicking the 'Multiple Step' option, 'nclaunch: Open Design Directory window will appear as shown below
- Click on 'Create cds.lib File' option and a 'Create a cds.lib file' window will open. Click the 'Save' option.
- A 'New cds.lib File' window will appear. Click any of the three options available depending on your RTL and click 'OK'. As the counter design is in verilog, the third option is selected.



- Click 'OK' in the 'nclaunch: Open Design Directory' window.
- In the NCLaunch window, we will be able to see the design as well as the testbench that we kept inside the simulation directory.

### Compilation

> The next step is to compile (Checks syntax and semantics) the code. For this, select both the design and testbench and choose the appropriate compilers.

## Elaboration:

- Fix errors, then perform elaboration to build the design hierarchy and connect signals.
- 2. After successful compilation, open worklib to view design objects.
- Elaborate the testbench (top module) by selecting it and clicking 'launch elaborator' (ncelab).

#### Simulation:

- 1. Send the elaboration snapshot to the simulator.
- 2. Open snapshots, select the snapshot, and click 'launch simulator'.
- 3. In the Design Browser, select the testbench and choose 'waveform'.
- 4. Use SimVision to run the simulation and analyze the waveform.
- 5. Click 'Run', and use pause, zoom, and other tools for debugging and analysis.



### **RTL CODING**

#### D Flip-Flop module tb\_d\_flip\_flop; reg d; reg clk; module d\_flip\_flop ( d\_flip\_flop uut ( input wire d, .d(d), .clk(clk), input wire clk, ·9(q) output reg q initial begin clk = 0; forever #5 clk = ~clk; ); always @(posedge clk) begin initial begin d = 0; #10 d = 1; #10 d = 0; #10 d = 1; q <= d; end #10 \$finish; endmodule endmodule

Test Bench:

## J-K Flip-Flop

```
module jk_flip_flop (
    input wire j,
    input wire k,
    input wire clk,
    output reg q
);
    always @(posedge clk) begin
        if (j & ~k)
            q <= 1;
        else if (~j & k)
            q <= 0;
        else if (j & k)
            q <= ~q;
        end
endmodule</pre>
```

```
module tb_jk_flip_flop;
    reg j;
    reg k;
    reg clk;
    wire q;

    jk_flip_flop uut (
        .j(j),
        .k(k),
        .clk(clk),
        .q(q)
    );

initial begin
        clk = 0;
        forever #5 clk = ~clk;
end

initial begin
    j = 0; k = 0;
    #10 j = 1; k = 0;
    #10 j = 1; k = 1;
    #10 $finish;
end
endmodule
```

# T Flip-Flop

```
module t_flip_flop (
    input wire t,
    input wire clk,
    output reg q
);
    always @(posedge clk) begin
    if (t)
        q <= ~q;
    end
endmodule</pre>
```

```
Test Bench:
 module tb_t_flip_flop;
    reg t;
     reg clk;
     wire q;
     t_flip_flop uut (
        .t(t),
        .clk(clk),
         .q(q)
     initial begin
        clk = 0;
         forever #5 clk = ~clk;
     initial begin
       t = 0;
        #10 t = 1;
        #10 t = 0:
        #10 t = 1:
        #10 $finish;
```



```
Test Bench:
                                           module tb_master_slave_jk_flip_flop;
Master-Slave J-K Flip-Flop
                                               reg k;
                                               reg clk;
                                               wire q;
 module master_slave_jk_flip_flop (
     input wire j,
                                               master_slave_jk_flip_flop uut (
     input wire k,
                                                   .j(j),
     input wire clk.
                                                   .k(k),
     output reg q
                                                   .clk(clk),
                                                   .q(q)
     reg master_q;
                                               );
     always @(posedge clk) begin
                                               initial begin
         if (j & ~k)
                                                   clk = 0:
             master_q <= 1;</pre>
                                                   forever #5 clk = ~clk;
         else if (~j & k)
            master_q <= 0;
         else if (j & k)
                                               initial begin
            master_q <= ~master_q;</pre>
                                                  j = 0; k = 0;
                                                   #10 j = 1; k = 0;
                                                   #10 j = 0; k = 1;
     always @(negedge clk) begin
                                                   #10 j = 1; k = 1;
        q <= master_q;
                                                   #10 $finish;
 endmodule
                                           endmodule
```

#### **Experimental Results (Example for all flip-flops)**


- D Flip-Flop: Capture waveform showing Q following D at the clock edge.
- J-K Flip-Flop: Capture waveform showing toggle behavior when J = K = 1.
- SR Flip-Flop: Show the valid set/reset operations, avoiding the invalid (S=R=1) condition.
- T Flip-Flop: Capture the toggling of Q for each clock cycle when T=1.
- Master-Slave Flip-Flop: Demonstrate the proper two-stage operation where the master is triggered by the clock rising edge, and the slave by the falling edge.

### (FUNCTIONAL VERIFICATION)- WAVEFORMS

### D FLIP- FLOP




### JK FLIP -FLOP




Sign-\_\_\_\_




#### S-R FLIP-FLOP



#### T FF




### **MASTER SLAVE J K**






### **CODE - COVERAGE**

### **DFF**




#### SR FF






#### JK FF



#### T FF





### Observation:

### 1.a) Edge Triggered D Flip Flop

Simulation Result:

The simulation waveform accurately reflects the expected behavior of the D Flip-Flop for all scenarios covered in the test bench.

Test Coverage Report:

Test Coverage Report generated Successfully and showing 100% Result.

### 1.b) Edge Triggered JK Flip Flop

Simulation Result:

The simulation waveform accurately reflects the expected behavior of the JK Flip-Flop for all scenarios covered in the test bench.

Test Coverage Report:

Test Coverage Report generated Successfully and showing 100% Result.

### 1.c) Edge Triggered SR Flip Flop

Simulation Result:

The simulation waveform accurately reflects the expected behavior of the SR Flip-Flop for all scenarios covered in the test bench.

Test Coverage Report:

Test Coverage Report generated Successfully and showing 93.70% Result.

Not able to cover the Unknown State of SR Flip Flop when both input 1 and 1.

### 1.d) Edge Triggered T Flip Flop

Simulation Result:

The simulation waveform accurately reflects the expected behavior of the T Flip-Flop

for all scenarios covered in the test bench.

Test Coverage Report:

Test Coverage Report generated Successfully and showing 100% Result.

#### 1.e) Master Slave Flip Flop

Simulation Result:

The simulation waveform accurately reflects the expected behavior of the Master Slave FlipFlop for all scenarios covered in the test bench.

Test Coverage Report:

Test Coverage Report generated Successfully and showing 100% Result.

Sign-		




## Design No.: 2 Bidirectional Counter

# Objective:

The objective of this design is to implement and verify a 4-bit bidirectional counter that counts both up and down based on the mode input signal. The design will be coded in Verilog and simulated using the Cadence NC Launch tool.

# Specification:




- Counter Width: 4-bit
- Mode Input: A single-bit control signal (mode) that determines the direction of the count. When mode = 1, the counter counts up; when mode = 0, the counter counts down.
- Clock Input: Positive edge-triggered clock signal (clk).
- Reset Input: An asynchronous active-high reset (reset) that sets the counter to zero.
- Output: A 4-bit counter output (count) that shows the current count value.

## Logic/ Block-level implementation:

The bidirectional counter logic includes:

- Control Unit: Determines the counting direction based on the mode signal.
- 4-bit Register: Stores the current count value.
- Adder/Subtractor Logic: Adds or subtracts based on the mode signal.
- Reset Logic: Sets the counter to zero when the reset signal is high.

Sign					



# **RTL Coding:**

```
module updown_counter (
    input clk,
    input reset,
    input countmode, // 0 for down, 1 for up
    output reg [3:0] count
);
always @(posedge clk or posedge reset) begin
    if (reset) begin
        count <= 4'b0000;
    end else begin
        if (countmode) begin
            count <= count + 1; // Up counter</pre>
        end else begin
            count <= count - 1; // Down counter</pre>
        end
    end
end
endmodule
```

# Simulation Setup:

- 1. Tool Used: Cadence NC Launch
- 2. Simulation Environment: The testbench will apply the necessary clock, reset, and mode signals to observe the counter's behavior.



## Testbench Code:


Test bench will be used to check functional verification of bidirectional counter.and code coverage will be checked by invoking IMC tool.

```
module tb_updown_counter;
   reg clk;
    reg reset;
    reg countmode;
    wire [3:0] count;
    // Instantiate the counter
   updown counter uut (
        .clk(clk).
        .reset (reset) ,
       .countmode (countmode),
        .count (count)
    // Clock generation
    always begin
       #5 clk = ~clk;
    initial begin
       // Initialize inputs
        clk = 0;
       reset = 1;
        countmode = 0;
        // Release reset
        #10 reset = 0;
        // Test up counting up count upto 5
        #10 countmode = 1;
        #50;
        // Test down counting down cout from 5
        #10 countmode = 0;
        #50;
        // Finish the simulation
        #20 $finish;
    // Monitor the outputs
    initial begin
       $monitor("At time %t, countmode = %b, count = %d", $time, countmode, count);
```

## **Experimental Results:**

The simulation waveforms show the correct operation of the bidirectional counter:

- The counter starts at 0 upon reset.
- It counts down when mode = 0.
- It counts up when mode = 1.
- After the reset signal is applied again, the counter resets to 0 and resumes counting based on the mode signal.
- The simulation confirms that the counter works as expected for both counting directions.




## **Observations:**

- The bidirectional counter successfully switches between counting up and counting down based on the mode signal.
- The asynchronous reset properly initializes the counter to 0 when asserted.
- The design is functionally verified through simulation, and the expected behavior is observed across different test cases.

### **CODE COVERAGE-**

CODE coverage has been checked using IMC TOOL IN CADENCE





## **Design No.: 3**

## **Objective:**

To design and implement a shift register using sequential circuits. A shift register is a sequential logic circuit that can shift data either to the right or left based on control inputs. It is used for data storage, transfer, and conversion of data from serial to parallel or vice versa.

## **Specification:**

- 1. Type: 4-bit Shift Register (Serial-In Serial-Out)
- 2. Control: Includes options for shifting left, shifting right, or holding the current state.
- 3. Inputs:
  - Clock (CLK)
- Serial Data Input
- Reset (RST)
- Shift Direction Control (LEFT/RIGHT)- shift mode
- 4. Outputs:
  - Serial Data Output
- 5. Flip-Flop: Edge-triggered D Flip-Flops are used for each bit of the register.

## Logic/Block-level implementation:

## **RTL Coding:**

The Verilog code for a 4-bit shift register is provided below. It includes a control signal to choose between shifting left or right and a reset signal to clear the register.

```
module shift register (
    input clk,
    input reset,
    input shift_mode, // 0 for right shift, 1 for left shift
    input [3:0] data in,
    output reg [3:0] data out
always @ (posedge clk or posedge reset) begin
    if (reset) begin
        data_out <= 4'b00000;
    end else begin
        if (shift mode) begin
            data_out <= {data_out[2:0], data_in[0]}; // Left shift</pre>
        end else begin
            data out <= {data in[3], data out[3:1]}; // Right shift</pre>
        end
    end
endmodule
```



### **TESTBENCH**

```
module tb shift_register_full_coverage;
    reg clk;
    reg reset;
    reg shift_mode;
    reg [3:0] data_in;
    wire [3:0] data_out;
       // Instantiate the shift register
shift_register uut (
   .clk(clk),
   .reset(reset),
                 .shift_mode(shift_mode),
                .data_in(data_in),
.data_out(data_out)
       // Clock generation
       always begin

#5 clk = ~clk;

end
                shift_mode = 0;
data_in = 4'b0000;
                // Test reset functionality
#10 reset = 0;
                // Test right shift with varying data
#10 shift_mode = 0; data_in = 4'b0001; // shift in 0001
#10 shift_mode = 0; data_in = 4'b0010; // shift in 0010
#10 shift_mode = 0; data_in = 4'b0100; // shift in 1000
#10 shift_mode = 0; data_in = 4'b1000; // Shift in 1000
               // Test left shift with varying data
#10 shift_mode = 1; data_in = 4'b0001; // Shift in 0001
#10 shift_mode = 1; data_in = 4'b0010; // Shift in 0010
#10 shift_mode = 1; data_in = 4'b0100; // Shift in 0100
#10 shift_mode = 1; data_in = 4'b1000; // Shift in 1000
                 // Mix shift directions
                #10 shift_mode = 0; data_in = 4'b1100; // Shift in 1100 to the right
#10 shift_mode = 1; data_in = 4'b0011; // Shift in 0011 to the left
                // Edge cases
#10 reset = 1; // Reset
#10 reset = 0; shift_mode = 0; data_in = 4'b1111; // All 1s
#10 shift_mode = 1; data_in = 4'b0000; // All 0s
              Monitor the outputs
       initial begin
                 Smonitor("At time %t, shift_mode = %b, data_in = %b, data_out = %b", Stime, shift_mode, data_in, data_out);
```

## **Simulation Setup:**

- 1. Tool:
- Cadence NCLAUNCH window was used for the functional verification of the shift register.
- IMC tool was used for code coverage analysis to ensure thorough testing of the design.
- 2. Testbench: A testbench was developed to provide clock, reset, and input data to the shift register, including serial data inputs, as well as the control signal for direction.
- 3. Simulation Process:
- Functional verification was performed to check the behavior of the shift register for all input cases.
- The IMC tool provided a code coverage report to confirm that all possible scenarios and branches of the RTL code were tested.
- 4. Waveform:
  - The waveform was generated and observed in the Cadence simulation environment to ensure



that data shifted correctly through the register based on the control signals and that the reset functionality worked as expected.


## **Experimental Results:**

The simulation of the shift register produced the following results:

- 1. Reset: When reset is asserted, the output of the register becomes 0.
- 2. Shifting Left: With the direction control set to shift left (shift\_left = 1), the serial input is shifted into the register from the right side, and data moves left on each clock cycle.
- 3. Shifting Right: With the direction control set to shift right (shift\_left = 0), the serial input is shifted into the register from the left side, and data moves right on each clock cycle.
- 4. Hold Condition: When no shift control is asserted, the register maintains its current state.
- 5. Code Coverage: The IMC tool reported 100% coverage, confirming that all states and transitions in the design were verified.

## **Functional verification-**

### Logic-diagram






### Waveform-



## Code coverage-



## **Observations:**

- 1. The shift register correctly shifts data left or right based on the control signals.
- 2. The reset functionality works as expected, clearing the register on assertion of the reset signal.
- 3. Functional verification in Cadence NCLAUNCH ensured the shift register's correct operation under all input cases.
- 4. The IMC tool's coverage report showed that all lines of code and branches were tested, ensuring the design's robustness.



## Design No.: 4 Objective:

To design and implement a Moore machine that outputs based solely on the current state, using Cadence EDA tools for functional verification and code coverage analysis.

## **Specification:**

- The Moore machine operates with a set of defined states.
- The output depends only on the current state.
- The state transitions occur on the rising edge of the clock.
- The machine includes an initial state (reset) and transitions based on the input signals.

## **Logic/ Block-level implementation:**

- The Moore machine consists of:
  - o A state register to hold the current state.
  - o A combinational logic block to determine the next state based on the input.
  - A combinational logic block to determine the output based on the current state.

## **RTL Coding:**

Below is an example of an RTL code for a Moore Sequence Detector that detects a "110" sequence in the input stream.\

```
dule mealy_sequence_detector (
   input wire clk,
   input wire rst,
   input wire in,
   output reg out
);
   parameter S0 = 2'b00;
   parameter S2 = 2'b01;
   parameter S2 = 2'b1;
   reg [1:0] state, next_state;

/ sequence to detect 110
   always @(nosedge clk or posedge rst) begin
        state <= 50;
        out <= 0;
        end else begin
        state <= next_state;
end
end

always @(*) begin
        next_state = state;
        out = 0;

case (state)
        50: begin
        if (in) next_state = 51;
        end
        state <= 50;
        end else next_state = 50;
        end
        state <= 53;
        out = 1;
        end else next_state = 52;
        end else next_state = 53;
        out = 1;
        end else next_state = 51;
        end else next_state = 52;
        end
        state = sate;
        out = 1;
        end else next_state = 52;
        end
        state = 53;
        out = 1;
        end else next_state = 50;
        end
        default: next_state = 50;
        end
        endcase
end

**Topical line in the state = 50;
e
```



Test bench-

```
nodule tb moore sequence detector;
    reg clk;
    reg rst;
    reg in;
    wire out;
    moore_sequence_detector uut (
         .clk(clk),
          .rst(rst),
          .in(in),
          .out(out)
    );
    always #5 clk = ~clk;
    initial begin
         clk = 0;
         rst = 1;
         in = 0;
         #10;
         rst = 0;
         #10 in = 1; // State S0 -> S1
#10 in = 1; // State SI -> S2
         #10 in = 0; // State 52 -> $3 (output should be 1)
#10 in = 1; // State 53 -> $1
         #10 in = 0; // State 51 -> 50
         #10 in = 1; // State S0 -> S1
         #10 in = 1; // State S1 -> 52
         #10 in = 1; // State S2 -> S2 (output should be 0)
#10 in = 0; // State S2 -> S3 (output should be 1)
#10 in = 0; // State S3 -> S0
         #20:
         $finish;
    end
    initial begin
          $monitor("At time %t, in = %b, out = %b", $time, in, out);
endmodule
```

## **Simulation Setup:**

- Cadence NCLAUNCH was used for functional verification.
- IMC (Integrated Metric Center) was used to perform code coverage analysis, ensuring all possible states and transitions are tested during simulation.

### Simulation Parameters:

- Inputs: Clock, reset, input signal (in).
- Outputs: Output signal (out) based on the current state.
- The testbench initializes with reset and provides various input signal sequences to verify the correct state transitions and outputs.







## **Experimental Results:**


- The Moore machine was verified to transition through the correct states based on the input.
- The output matched the expected results, as the output was determined solely by the current state.

## Functional verification-



## Logic Diagram





## **Observations:**

- The Moore machine responded accurately to the given inputs, transitioning between states as expected.
- Using NCLAUNCH, the functional verification was successful, and no design errors were observed during the simulation.
- The IMC tool showed full code coverage, indicating that all possible state transitions were exercised in the testbench.



## Design No.: 5 Objective:

To design and implement a Mealy machine that detects the sequence "110" in the input stream, using Cadence EDA tools for functional verification and code coverage analysis.

## **Specification:**

- The Mealy machine is a type of finite state machine where the output depends on both the current state and the input.
- The machine detects the binary sequence "110". When this sequence is detected, the output (out) is set high (1).
- The state transitions occur on the rising edge of the clock (clk).
- The machine has four states:
  - o **S0** (initial state): No input detected.
  - o **S1**: The first "1" in the sequence is detected.
  - o **S2**: The second "1" in the sequence is detected.
  - o S3: The sequence "110" has been detected, and the output is set high.
- Unlike the Moore machine, in a Mealy machine, the output can change based on the current input and the current state.
- The machine resets to the initial state (S0) when the reset signal (rst) is high.
- Each state is encoded using 2 bits.
- The Mealy machine is faster than a Moore machine because the output can change immediately upon receiving an input, without waiting for the state transition.

## **Logic/ Block-level implementation:**


- The Mealy machine consists of:
  - o State Register: Holds the current state of the machine.
  - Next State Logic: Determines the next state based on the current state and the input signal.
  - **Output Logic**: Generates the output signal based on both the current state and the input signal.

## **State Transition Diagram:**

The following state transitions occur:

- o  $S0 \rightarrow S1$ : When in = 1.
- o  $S1 \rightarrow S2$ : When in = 1.
- o  $S2 \rightarrow S0$ : When in = 0 (the sequence "110" is detected, and the output is set high immediately due to Mealy machine logic).
- o  $S2 \rightarrow S2$ : When in = 1 (in case of repeated "1"s).
- $\circ$  S0  $\rightarrow$  S0: When in = 0 (no valid sequence detected).

Sign-	<b>26</b>   Page
olgii	ANKIT KUMAR 24EC4224



## **RTL Coding:**

```
odule mealy_sequence_detector (
  input wire clk,
  input wire rst,
  input wire in,
     output reg out
    );
parameter S0 = 2'b00;
parameter S1 = 2'b01;
parameter S2 = 2'b10;
parameter S3 = 2'b11;
                                                                                                          odule tb_mealy_sequence_detector;
                                                                                                                reg clk;
                                                                                                                reg rst;
reg in;
     reg [1:0] state, next_state;
                                                                                                                wire out:
                                                                                                                mealy_sequence_detector uut (
.clk(clk),
    always @(posedge clk or posedge rst) begin
if (rst) begin
state <= 50;
out <= 0;
                                                                                                                      .rst(rst),
.in(in),
                                                                                                                      .out(out)
           end else begin
state <= next_state;
                                                                                                                always #5 clk = ~clk;
                                                                                                               initial begin
                                                                                                                      clk = 0;
rst = 1;
in = 0;
     always @(*) begin
          next_state = state;
out = 0;
                                                                                                                      #10;
rst = 0;
           case (state)
                                                                                                                      #10 in = 1;
                 S0: begin
if (in) next_state = S1;
                                                                                                                      #10 in = 1;
#10 in = 0;
#10 in = 0;
#10 in = 0;
                                                                                                                                              State 51 -> 52
State 52 -> 53 (output should be 1)
State 53 -> 51
State 53 -> 51
State 51 -> 50
                            (in) next_state = S2;
                                                                                                                      #10 in = 1;
#10 in = 1;
                       else next state = 50;
                                                                                                                                              State S0 -> SI
                                                                                                                                              State S1 -> 52
                                                                                                                      #10 in = 1; // State S2 -> S2 (output should be 0)
#10 in = 0; // State S2 -> S3 (output should be 1)
#10 in = 0; // State S3 -> S0
                 52: begin
                            (!in) begin
next_state = S3;
                              out = 1;
                       end else next_state = 52;
                                                                                                                      $finish:
                 53: begin
                       if (in) next_state = S1;
else next_state = S0;
                                                                                                               initial begin
    $monitor("At time %t, in = %b, out = %b", $time, in, out);
                                                                                                                #10;
                 default: next_state = S0;
                                                                                                                end
           endcase
     end
                                                                                                          ndmodule
ndmodule
```



## **Simulation Setup:**

- Cadence NCLAUNCH was used for functional verification.
- IMC (Integrated Metric Center) was used to perform code coverage analysis, ensuring all possible states and transitions are tested during simulation.

### Simulation Parameters:


- Inputs: Clock, reset, input signal (in).
- Outputs: Output signal (out) based on both the current state and input signal.
- The testbench initializes with reset and provides various input signal sequences to verify the correct state transitions and outputs.

## **Experimental Results:**

The Mealy machine was verified to transition through the correct states based on the input sequence "110". The output went high (out = 1) as soon as the sequence "110" was detected.


## Functional verification

- Logic diagram-





## Waveform-



## **Observations:**

- The Mealy machine responded quickly to the input sequence "110", transitioning between states as expected and outputting the correct result.
- Using NCLAUNCH, the functional verification was successful, and no design errors were observed during the simulation.
- The IMC tool showed full code coverage, indicating that all possible state transitions were exercised in the testbench.

29 | P a g e ANKIT KUMAR 24EC4224