Memory Organization

Dr. Sarvesh Pandey


Banaras Hindu University

Outline

- Memory Hierarchy
- Cache
- Cache performance

- The memory unit is an essential component in any digital computer since it is needed for storing programs and data
- Not all accumulated information is needed by the CPU at the same time
- Therefore, it is more economical to use low-cost storage devices to serve as a backup for storing the information that is not currently used by CPU

Since 1980, CPU has outpaced DRAM






Q. How do architects address this gap?

A. Put smaller, faster "cache" memories between CPU and DRAM. Create a "memory hierarchy".

- The memory unit that directly communicate with CPU is called the main memory
- Devices that provide backup storage are called <u>auxiliary memory</u>
- The memory hierarchy system consists of all storage devices employed in a computer system from the slow by high-capacity auxiliary memory to a relatively faster main memory, to an even smaller and faster cache memory

- The main memory occupies a central position by being able to communicate directly with the CPU and with auxiliary memory devices through an I/O processor
- A special very-high-speed memory called cache is used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate



- CPU logic is usually faster than main memory access time, with the result that processing speed is limited primarily by the speed of main memory
- The cache is used for storing segments of programs currently being executed in the CPU and temporary data frequently needed in the present calculations
- The typical access time ratio between cache and main memory is about 1 to 7~10
- Auxiliary memory access time is usually 1000 times that of main memory

Main Memory

- Most of the main memory in a general purpose computer is made up of RAM integrated circuits chips, but a portion of the memory may be constructed with ROM chips
- RAM— Random Access memory
 - Integated RAM are available in two possible operating modes, Static and Dynamic
- ROM— Read Only memory

Random-Access Memory (RAM)

- Static RAM (SRAM)
 - Each cell stores bit with a six-transistor circuit.
 - Retains value indefinitely, as long as it is kept powered.
 - Relatively insensitive to disturbances such as electrical noise.
 - Faster (8-16 times faster) and more expensive (8-16 times more expensice as well) than DRAM.
- Dynamic RAM (DRAM)
 - Each cell stores bit with a capacitor and transistor.
 - Value must be refreshed every 10-100 ms.
 - Sensitive to disturbances.
 - Slower and cheaper than SRAM.

SRAM vs DRAM Summary

| Tran. per bit | Access time | Persist? | Sensitive? Cost Applications |
|------------------|-------------|----------|---------------------------------|
| SRAM 6 | 1X Yes | No | 100x cache memories |
| DRAM 1 | 10X No | Yes | 1X Main memories, frame buffers |

 Virtually all desktop or server computers since 1975 used DRAMs for main memory and SRAMs for cache

ROM


- ROM is used for storing programs that are PERMENTLY resident in the computer and for tables of constants that do not change in value once the production of the computer is completed
- The ROM portion of main memory is needed for storing an initial program called bootstrap loader, witch is to start the computer software operating when power is turned off

Main Memory

 A RAM chip is better suited for communication with the CPU if it has one or more control inputs that select the chip when needed


 The Block diagram of a RAM chip is shown next slide, the capacity of the memory is 128 words of 8 bits (one byte) per word

RAM



| CS1 | CS2 | RD | WD | Memory Function | State of data bus |
|-----|-----|----|----|-----------------|----------------------|
| 0 | 0 | * | * | Inhibit | High-impedance |
| 0 | 1 | * | * | Inhibit | High-impedance |
| 1 | 0 | 0 | 0 | Inhibit | High-impedance |
| 1 | 0 | 0 | 1 | Write | Input data to RAM |
| 1 | 0 | 1 | * | Read | Output data from RAM |
| 1 | 1 | * | * | Inhibit | High-impedance |

ROM



Memory Address Map

- Memory Address Map is a pictorial representation of assigned address space for each chip in the system
- To demonstrate an example, assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM
- The RAM have 128 byte and need seven address lines, where the ROM have 512 bytes and need 9 address lines

Memory Address Map

| Component | Hexadecimal Address | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|-----------|------------------------|----|---|---|---|---|---|---|---|---|---|
| RAM1 | 0000-007F | 0 | 0 | 0 | * | * | * | * | * | × | * |
| RAM2 | 0080-00FF | 0 | 0 | 1 | ÷ | * | ÷ | × | * | * | * |
| RAM3 | 0100-017F | 0 | 1 | 0 | * | × | * | × | * | × | * |
| RAM4 | 0180-01FF | 0 | 1 | 1 | * | * | * | * | * | * | * |
| ROM | 0200-03FF | 1 | * | ÷ | × | * | × | * | * | * | * |

Memory Address Map

- The hexadecimal address assigns a range of hexadecimal equivalent address for each chip
- Line 8 and 9 represent four distinct binary combination to specify which RAM we chose
- When line 10 is 0, CPU selects a RAM. And when it's 1, it selects the ROM




Figure 12-4 Memory connection to the CPU. RAM & ROM connection.

Nemory Interleaving concept (p>24)

453

512 128×8 ROM Data

CS1

AD9