

Memory Hierarchy

Memory Hierarchy is to obtain the highest possible access speed while minimizing the total cost of the memory system




Main Memory

RAM and ROM Chips Typical RAM chip



CS1	CS2	RD	WR	Memory function	State of data bus
0	0	Х	Х	Inhibit	High-impedence
0	1	Х	X	Inhibit	High-impedence
1	0	0	0	Inhibit	High-impedence
1	0	0	1	Write	Input data to RAM
1	0	1	X	Read	Output data from RAM
1	1	Х	Χ	Inhibit	High-impedence

Typical ROM chip



Memory Address Map

Address space assignment to each memory chip

Example: 512 bytes RAM and 512 bytes ROM

	Hexa	Address bus										
Component	address	10	9	8	7	6	5	4	3	2	1	
RAM 1 RAM 2 RAM 3 RAM 4 ROM	0000 - 007F 0080 - 00FF 0100 - 017F 0180 - 01FF 0200 - 03FF	0 0 0	0	0 1 0 1 x	X X X	X X X	X X X	X	X X X	X X X	X X X	

Memory Connection to CPU

- -RAM and ROM chips are connected to a CPU through the data and address buses
- -- The low-order lines in the address bus select the byte within the chips and other lines in the address bus select a particular chip through its chip select inputs

RAM 4

512 x 8 **ROM**

WR AD7

CS1 CS2

AD9