

MPCA LAB WEEK-1


NAME: ANKITHA C

SRN: PES1UG20CS626


SECTION: K


- a. Write an ALP using ARM instruction set to add and subtract two 32 bit numbers. Both numbers are in registers.

```
D:\ArmSim#\LAB\WEEK 1\ADDSUB.S - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
ADDSUB.S
1 .TEXT ; TEXT SEGMENT
2     LDR R1,=A
3     LDR R2,=B
4     LDR R6,=C
5     LDR R8,=D
6
7     LDR R3,[R1]
8     LDR R4,[R2]
9
10    ADD R5, R3, R4
11    SUB R7, R3, R4
12
13    STR R5,[R6]
14    STR R7,[R8]
15    SWI 0X011 ;LOGICAL END
16
17 .DATA ; DATA SEGMENT
18     A: .WORD 0x1234567
19     B: .WORD 0x1111111
20     C: .WORD 0X0000000
21     D: .WORD 0X0000000
22
23     ;PHYSICAL END
```




b. Write an ALP to demonstrate logical operations. All operands are in registers.





c. Write an ALP to add 5 numbers where values are present in registers.



File View Cache Debug Watch Help

RegistersView

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 : 00000000
R1 : 00000001
R2 : 00000002
R3 : 00000003
R4 : 00000004
R5 : 00000005
R6 : 00000003
R7 : 00000007
R8 : 0000000f
R9 : 00000000
R10 (sl): 00000000
R11 (fp): 00000000
R12 (ip): 00000000
R13 (sp): 00005400
R14 (lr): 00000000
R15 (pc): 00001024

CPSR Register

Negative (N): 0
Zero (Z): 0
Carry (C): 0
Overflow (V): 0
IRQ Disable: 1
FIQ Disable: 1
Thumb (T): 0
CPU Mode: System

0x000000df

ADDREG.S

```
00001000:E3A01001 MOV R1, #1
00001004:E3A02002 MOV R2, #2
00001008:E3A03003 MOV R3, #3
0000100C:E3A04004 MOV R4, #4
00001010:E3A05005 MOV R5, #5

00001014:E0816002 ADD R6,R1,R2
00001018:E0837004 ADD R7,R3,R4
0000101C:E0878006 ADD R8,R7,R6
00001020:E0888005 ADD R8,R8,R5

00001024:EF000011 SWI 0X011
```

MemoryView0

Word Size: 8Bit 16Bit 32Bit

| | | | | | | | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 00001000 | E3A01001 | E3A02002 | E3A03003 | E3A04004 | E3A05005 | E0816002 | E0837004 | E0878006 | E0888005 | EF000011 | 81818181 | 81818181 | 81818181 |
| 00001034 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 00001068 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 0000109C | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |

OutputView

Console Stdin/Stdout/Stderr

Loading assembly language file D:\ArmSim\LAB\WEEK 1\ADDREG.S

2. Assignment:

- d. Write an ALP using ARM instruction set to check if a number stored in a register is even or odd.


```

D:\ArmSim#\LAB\WEEK 1\EVENORODD.S - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
EVENORODD.S
1      .TEXT
2      ;Loading number and setting Zero Flag
3
4      MOV R0, #10
5      ANDs R0, R0, #1
6
7      ;condition entered if Z=1 -> odd number
8
9      BEQ CONDITION
10     MOV R1, #1
11     B EXIT
12     CONDITION:
13     MOV R2, #1
14     EXIT:
15     SWI 0x011
16     .END

```

ARMSim - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

Registers View

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 :00000000
R1 :00000000
R2 :00000001
R3 :00000000
R4 :00000000
R5 :00000000
R6 :00000000
R7 :00000000
R8 :00000000
R9 :00000000
R10(s1):00000000
R11(fp):00000000
R12(ip):00000000
R13(sp):00005400
R14(lr):00000000
R15(pc):00001018

CPSR Register
Negative(N):0
Zero(Z):1
Carry(C):0
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T):0
CPU Mode :System

0x400000df

EVENORODD.S

```

.TEXT
;Loading number and setting Zero Flag

00001000:E3A0000A    MOV R0, #10
00001004:E2100001    ANDs R0, R0, #1

;condition entered if Z=1 -> odd number

00001008:0A000001    BEQ CONDITION
0000100C:E3A01001    MOV R1, #1
00001010:EA000000    B EXIT
00001014:          CONDITION:
00001014:E3A02001    MOV R2, #1
00001018:          EXIT:
00001018:EF000011    SWI 0x011

.END

```

Memory View 0

00001000

Word Size: 8bit 16bit 32bit

| | | | | | | | | | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 00001000 | E3A0000A | E2100001 | 0A000001 | E3A01001 | EA000000 | E3A02001 | EF000011 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 00001034 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 00001068 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 0000109C | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |

Output View

Console Stdin/Stdout/Stderr

Loading assembly language file D:\ArmSim#\LAB\WEEK 1\EVENORODD.S

e. Write an ALP to compare the value of R0 and R1, add if R0 = R1, else subtract.

```
D:\ArmSim#\LAB\WEEK 1\COMPARE.S - Notepad++
File Edit Search View Encoding Language Settings Tools Ma
COMPARE.S
1  MOV R0, #1
2  MOV R1, #1
3
4  CMP R0, R1
5
6  BEQ L1
7  SUB R3, R0, R1
8  SWI 0X011
9
10 L1: ADD R2, R0, R1
11
```

ARMSim - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

RegistersView

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 : 00000001
R1 : 00000001
R2 : 00000002
R3 : 00000000
R4 : 00000000
R5 : 00000000
R6 : 00000000
R7 : 00000000
R8 : 00000000
R9 : 00000000
R10 (s1) : 00000000
R11 (fp) : 00000000
R12 (ip) : 00000000
R13 (sp) : 00005400
R14 (lr) : 00000000
R15 (pc) : 0000104c

CPSR Register
Negative (N) : 0
Zero (Z) : 1
Carry (C) : 1
Overflow (V) : 0
IRQ Disable : 1
FIQ Disable : 1
Thumb (T) : 0
CPU Mode : System

0x600000df

COMPARE.S

```
00001000:E3A00001 MOV R0,#1
00001004:E3A01001 MOV R1,#1
00001008:E1500001 CMP R0,R1
0000100C:0A000001 BEQ L1
00001010:E0403001 SUB R3,R0,R1
00001014:EF000011 SWI 0X011
00001018:E0802001 L1: ADD R2,R0,R1
```

MemoryView0

00001000

Word Size
8Bit 16Bit 32Bit

| | | | | | | | | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 00001000 | E3A00001 | E3A01001 | E1500001 | 0A000001 | E0403001 | EF000011 | E0802001 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 00001034 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 00001068 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |
| 0000109C | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 | 81818181 |

OutputView

Console Stdin/Stdout/Stderr

Loading assembly language file D:\ArmSim#\LAB\WEEK 1\COMPARE.S

- f. Based on the value of the number in R0, Write an ALP to store 1 in R1 if R0 is zero, Store 2 in R1 if R0 is positive, Store 3 in R1 if R0 is negative.

```
D:\ArmSim#\LAB\WEEK 1\W106.S - Notepad++
File Edit Search View Encoding Language Settings
W106.S
1  MOV R0, #5
2
3  CMP R0, #0
4  BEQ L1
5  BGT L2
6  MOV R1, #3
7  SWI 0X011
8
9  L1:MOV R1, #1
10 L2:MOV R1, #2
11
12
```

RESULT: >0

ARMSim - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

RegistersView W106.S

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 :00000005
R1 :00000002
R2 :00000000
R3 :00000000
R4 :00000000
R5 :00000000
R6 :00000000
R7 :00000000
R8 :00000000
R9 :00000000
R10 (s1) :00000000
R11 (fp) :00000000
R12 (ip) :00000000
R13 (sp) :00005400
R14 (lr) :00000000
R15 (pc) :0000101c

CPSR Register
Negative(N):0
Zero(Z):0
Carry(C):1
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T):0
CPU Mode :System

0x200000df

00001000:E3A00005 MOV R0,#5
00001004:E3500000 CMP R0,#0
00001008:0A000001 BEQ L1
0000100C:CA000001 BGT L2
00001010:E3A01003 MOV R1,#3
00001014:E3A01001 L1:MOV R1,#1
00001018:E3A01002 L2:MOV R1,#2
0000101C:EF000011 SWI 0X011

MemoryView0

00001000 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181

00001034 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181

00001068 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181


0000109C 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181

OutputView

Console Stdin/Stdout/Stderr

Loading assembly language file D:\ArmSim#\LAB\WEEK 1\W106.S

RESULT = 0



RESULT <0


```

1  MOV R0, #-1
2  CONDITION:
3  CMP R0, #0
4  BEQ L1
5  BGT L2
6  ELSE:
7  MOV R1, #3
8  SWI 0X011
9
10 L1:MOV R1, #1
11 L2:MOV R1, #2
12

```

ARMSim - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

RegistersView
Hexadecimal
Unsigned Decimal
Signed Decimal

R0 : ffffffff
R1 : 00000003
R2 : 00000000
R3 : 00000000
R4 : 00000000
R5 : 00000000
R6 : 00000000
R7 : 00000000
R8 : 00000000
R9 : 00000000
R10 (s1): 00000000
R11 (fp): 00000000
R12 (ip): 00000000
R13 (sp): 00005400
R14 (lr): 00000000
R15 (pc): 00001014

CPSR Register
Negative (N): 1
Zero (Z): 0
Carry (C): 1
Overflow (V): 0
IRQ Disable: 1
FIQ Disable: 1
Thumb (T): 0
CPU Mode : System

0xa00000df

W106.S

```

00001000:E3E00000 MOV R0,#-1
00001004:          CONDITION:
00001004:E3500000 CMP R0,#0
00001008:0A000002 BEQ L1
0000100C:CA000002 BGT L2
00001010:          ELSE:
  

00001010:E3A01003 MOV R1,#3
00001014:EF000011 SWI 0X011
  

00001018:E3A01001 L1:MOV R1,#1
0000101C:E3A01002 L2:MOV R1,#2

```

MemoryView0
Word Size
8Bit 16Bit 32Bit

```

00001000 E3E00000 E3500000 0A000002 CA000002 E3A01003 EF000011 E3A01001 E3A01002 81818181 81818181 81818181 81818181 81818181
00001034 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181
00001068 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181
0000109C 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181

```

OutputView
Console Stdin/Stdout/Stderr

```

Loading assembly language file D:\ArmSim\LAB\WEEK 1\W106.S

```