MPCA LAB WEEK-1


NAME: ANKITHA C

SRN: PES1UG20CS626

SECTION: K


a. Write an ALP using ARM instruction set to add and subtract two 32 bit numbers. Both numbers are in registers.

```
D:\ArmSim#\LAB\WEEK 1\ADDSUB.S - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
] 🔄 🗎 🖺 🖺 🧸 🖟 🚵 🔏 🐧 🖆 🖍 🕽 🗗 🗩 🗷 🛗 🕽 🗷 🗎 🕩 🗈 💌 🗷
ADDSUB.S ☑
       .TEXT ; TEXT SEGMENT
  2
           LDR R1,=A
  3
           LDR R2,=B
  4
           LDR R6,=C
  5
           LDR R8,=D
  6
  7
           LDR R3, [R1]
  8
           LDR R4, [R2]
  9
           ADD R5, R3, R4
 10
           SUB R7, R3, R4
 11
 12
 13
           STR R5, [R6]
 14
           STR R7, [R8]
 15
           SWI 0X011 ; LOGICAL END
 16
 17
      . DATA
               ; DATA SEGMENT
 18
           A: .WORD 0x1234567
 19
           B: .WORD 0x1111111
 20
           C: .WORD 0X0000000
 21
           D: .WORD 0X0000000
 22
 23
               ; PHYSICAL END
```



b. Write an ALP to demonstrate logical operations. All operands are in registers.


```
D:\ArmSim#\LAB\WEEK 1\LOGICAL.S - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
⊟ LOGICAL.S ☑
       MOV R1,
   1
                   #20
       MOV R2,
                   #30
   3
   4
       AND R3,
                  R1, R2
                              ; AND OPERATION
       ORR R4, R1, R2
                              ; OR OPERATION
   6
       MVN R5,
                   R1 ; NOT OPERATION
   8
       EOR R6,
                  R1, R2
                              ; XOR OPERATION
   9
  10
       SWI 0X011
```



C. Write an ALP to add 5 numbers where values are present in registers.

```
D:\ArmSim#\LAB\WEEK 1\ADDREG.S - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plu
] 🔑 🗎 🖺 🥫 📵 🕹 🕹 🛍 🛍 🖺 ⊃ C 🗎 📸 🔍 🥞 🖫 🚟 🚍

    ADDREG.S 
    ■
    1
        MOV R1,
                    #1
        MOV R2,
                    #2
   2
   3
                    #3
        MOV R3,
        MOV R4, #4
   4
   5
        MOV R5,
                    #5
   6
   7
        ADD R6, R1, R2
   8
        ADD R7, R3, R4
   9
        ADD R8, R7, R6
  10
        ADD R8, R8, R5
  11
  12
        SWI 0X011
```




2. Assignment:


d. Write an ALP using ARM instruction set to check if a number stored in a register is even or odd.

```
D:\ArmSim#\LAB\WEEK 1\EVENORODD.S - Notepad++
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?


| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoding Language Settings Tools Macro Run Plugins Window ?
| Search View Encoder Run Plugins Window ?
| Sea
 EVENORODD.S 🖾
                          . TEXT
            1
                                                                ; Loading number and setting Zero Flag
            3
                                                               MOV RO, #10
            4
                                                               ANDS RO, RO,
            5
                                                                                                                           #1
           6
                                                                ; condition entered if Z=1 -> odd number
           8
                                                               BEO CONDITION
           9
       10
                                                                                                    MOV R1,
                                                                                                                                         #1
       11
                                                                                                    B EXIT
       12
                                                               CONDITION:
                                                                                                    MOV R2,
       13
                                                                                                                                      #1
       14
                                                               EXIT:
       15
                                                                                                    SWI 0x011
                            .END
       16
                                                                                                                                                                                                                                                                        П
ARMSim - The ARM Simulator Dept. of Computer Science
  File View Cache Debug Watch Help
 FI (I ) 0 2
                                            EVENORODD.S
 General Purpose Floating Point
                                                                                          ;Loading number and setting Zero Flag
              Hexadecimal
                                                00001000:E3A0000A
                                                                                         MOV RO, #10
            Unsigned Decimal
                                                00001004:E2100001
                                                                                         ANDs RO, RO, #1
             Signed Decimal
                                                                                          ;condition entered if Z=1 -> odd number
             :00000000
 R1
             :00000000
                                                00001008:0A000001
                                                                                          BEQ CONDITION
 R2
            :00000001
                                                0000100C:E3A01001
                                                                                                     MOV R1, #1
 R3
            :00000000
                                                00001010:EA000000
                                                                                                     B EXIT
 R4
            :00000000
                                                00001014:
                                                                                          CONDITION:
 R5
            :00000000
                                                00001014:E3A02001
                                                                                                     MOV R2, #1
 R6
            :00000000
                                               00001018:
                                                                                         EXIT:
 R7
            :000000000
                                               00001018:EF000011
                                                                                                     SWI 0x011
 R8
            :00000000
            :00000000
 R9
 R10(sl):00000000
 R11(fp):00000000
 R12(ip):00000000
 R13(sp):00005400
 R14(lr):00000000
  R15 (pc):00001018
 CPSR Register
 Negative (N):0
  Zero(Z) :1
 Carry(C) :0
                                           MemoryView0
 Overflow (V):0
                                                                                                                                                                                                                                                       Word Size
 IRQ Disable:1
                                             00001000
 FIQ Disable:1
 Thumb (T) :0
                                           CPU Mode :System
                                           00001034 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181
                                           00001068 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181
  0x400000df
                                           0000109C 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181 81818181
                                           OutputView
                                            Console Stdin/Stdout/Stderr
                                             Loading assembly language file D:\ArmSim#\LAB\WEEK 1\EVENORODD.S
```

e. Write an ALP to compare the value of R0 and R1, add if R0 = R1, else subtract.







f. Based on the value of the number in R0, Write an ALP to store 1 in R1 if R0 is zero, Store 2 in R1 if R0 is positive, Store 3 in R1 if R0 is negative.



RESULT: >0



RESULT = 0



RESULT <0

