Development of Virtual lab: Round 3-Lab Manual - Template (Worksheet)

Name of Faculty: Mr. Dhanjay Bisen

Institute: Rajkiya Engineering College

Email ID (as submitted in the registration form): bisen.it2007@gmail.com

Discipline to which the Lab belongs: Information Technology

Name of the Lab: Welcome to logic design and computer organisation virtual lab

Name of experiment: CARRY LOOK AHEAD ADDER

(only one Experiment per worksheet):

Kindly Refer these documents before filling the worksheet

Coursework (MOOC) on Pedagogy , Storyboard , Lab Manual : http://bit.ly/Vlabs-MOOC

Additional Documentation booklet for reference. http://vlabs.iitb.ac.in/vlabs-dev/document.php

Sample Git Repository.: http://github.com/ankitkuntal18/virtual-lab.git

Round 2

1. Aim and Objective


aim of the experiment is to perform the addition using carry look ahead adder in less time.

objective of this experiment is to acknowledge the carry generate and carry propogate.

2. Theory

the idea to look at the lower adder bits is to see if a higher order carry is to be generated which uses two functions carry generate Gi and carry propagate Pi. Even to execute the experiment as directed in the procedure.

3. Procedure (Protocol for navigating through the simulator with screenshots)



First select the inputs A and B and after that choose the last digit of them which will give Ai and Bi and thus you can calculate Pi and then even select the value of Ci(0,1) than after this you will get the value of Gi as the inputs A and B through AND gate.

4.Pre test Assessments (Highlight the correct option with bold text)

Question 1 Which adder is best to perform the addition operation in less time

Option 1 N-bit parallel adder

Option 2 Carry look ahead adder

Option 3 both of the above

Option 4 None of the above

(Correct answer)Option 2

For Learning Objective 1
Question 1 Correct formula of Gi used
Option 1 A*Ci
Option 2 Ai*Bi
Option 3 Bi*Ci+1
Option 4 Ai*B
For Learning Objective 2
Question 2 The Pi is calculated using which logic gate
Option 1 XOR
Option 2AND
Option 3 OR
Option 4 NAND
6. References:Mr Dhananjay Bisen

5. Post test Assessments (Write least one question for each learning objective from round 1)