# Simulink Design Verifier Report ControllerModeSelector mabualqu

Simulink Des	sign Verifier	Report:	Controller	ModeSelecto	or
mabualgu	_	_			

Publication date 22-Sep-2021 19:03:49

#### **Table of Contents**

1. Summary	
2. Analysis Information	
Model Information	
Analysis Options	2
Constraints	
Design Min Max Constraints	3
3. Dead Logic	4
4. Design Error Detection Objectives Status	5
Objectives Valid	
5. Derived Ranges	6

# **Chapter 1. Summary**

#### **Analysis Information.**

Model: ControllerModeSelector

Release: R2022a Prerelease

Checksum: 581064238 1355875432 4094861736 1167236252

Mode: Design error detection

Model Representation: Built on 22-Sep-2021 19:03:27

Status: Completed normally

PreProcessing Time: 7s Analysis Time: 14s

#### **Objectives Status.**

Number of Objectives: 9

 Objectives Valid:
 1
 (11%)

 Dead Logic:
 2
 (22%)

## **Chapter 2. Analysis Information**

#### **Table of Contents**

Model Information	. 2
Analysis Options	. 2
Constraints	
Design Min Max Constraints	

#### **Model Information**

File: ControllerModeSelector

Version: 4.0

Time Stamp: Wed Sep 22 18:13:09 2021

Author: mabualqu

#### **Analysis Options**

Mode: DesignErrorDetection Rebuild Model Representation: **IfChangeIsDetected** 

Detect dead logic (partial): on Run exhaustive analysis for dead logoff

Detect integer overflow: on Detect division by zero: on

Detect specified minimum and maximum value violations:

Detect out of bound array access: on Detect non-finite and NaN floatingoff

point values:

Detect subnormal floating-point valoff

Detect data store access violations: off Detect specified block input range vio- off

lations:

Detect usage of remainder and recipoff

rocal operations (hisl\_0002):

Detect usage of square root operaoff tions (hisl 0003):

Detect usage of log and log10 operaoff tions (hisl\_0004):

on

Detect usage of Reciprocal Square off Root blocks (hisl\_0028): Maximum Analysis Time: 300s **Block Replacement:** off Parameters Analysis: off Include expected output values: off Randomize data that do not affect the off outcome: Additional analysis to reduce instances of rational approximation: Save Data: on Save Harness: off Save Report: on

#### **Constraints**

#### **Design Min Max Constraints**

Name	Design Min Max Constraint
Acceleration	[-42]
Deceleration	[09.8]

# **Chapter 3. Dead Logic**

Simulink Design Verifier proved these decisions and conditions to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic > Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.

#	Type	Model Item	Description
1	Decision	Saturation	input >= lower limit can only be true
2	Decision	Saturation	input > upper limit can never be true

# **Chapter 4. Design Error Detection Objectives Status**

#### **Table of Contents**

Objectives Valid ...... 5

### **Objectives Valid**

#	Туре	Model Item	_	Analysis Time (sec)
	Design Range	Saturation	Design Range: [-102]	7

# **Chapter 5. Derived Ranges**

Signal	Derived Ranges	
GreaterThan- Outport 1	[FT]	
Switch- Outport 1	[-9.82]	
Acceleration- Outport 1	[-42]	
Deceleration- Outport 1	[09.8]	
UnaryMinus- Outport 1	[-9.80]	
Saturation- Outport 1	[-9.82]	
AccelerationCmd- Outport 1	[-9.82]	