Report Generated by Test Manager

Title: WDGBrakingLogic Low-Level Tests

Author:

Date: 22-Sep-2021 19:19:58

Test Environment

Platform: PCWIN64 MATLAB: (R2022a)

Summary

Summary .		Duration
Name	Outcome	(Seconds)
Results: 2021-Sep-22 19:16:50	53 🗹	102.52
■ WDGBrakingLogic_SLDV_Based_Test	53 🗷	102.52
SLDV-Based Test	53 🗹	102.519
LLR SLDV	53 🗸	102.519
I Test Case:1	Ø	3.795
I Test Case:2	②	1.887
I Test Case:3	•	1.852
I Test Case:4	Ø	1.887
I Test Case:5	②	1.931
I Test Case:6	Ø	1.758
I Test Case:7	•	1.893
I Test Case:8	Ø	1.73
I Test Case:9	Ø	1.743
I Test Case:10	Ø	1.861
I Test Case:11	•	1.942
I Test Case:12	•	1.841
I Test Case:13	•	1.827
I Test Case:14	Ø	1.736
I Test Case:15	②	1.871
I Test Case:16	•	1.852
I Test Case:17	•	1.898
I Test Case:18	②	1.853
I Test Case:19	Ø	1.9
I Test Case:20	Ø	1.768
I Test Case:21	•	1.864

I Test Case:22
I Test Case:23
I Test Case:24
I Test Case:25
I Test Case:26
I Test Case:27
I Test Case:28
I Test Case:29
I Test Case:30
I Test Case:31
I Test Case:32
I Test Case:33
I Test Case:34
I Test Case:35
I Test Case:36
I Test Case:37
I Test Case:38
I Test Case:39
I Test Case:40
I Test Case:41
I Test Case:42
I Test Case:43
I Test Case:44
I Test Case:45
I Test Case:46
I Test Case:47
I Test Case:48

•	1.863
•	1.855
•	1.864
•	1.801
②	1.865
②	1.943
②	1.832
②	1.91
②	1.95
•	1.874
•	1.849
•	1.857
•	1.952
②	1.862
②	1.871
•	1.787
•	1.857
•	1.879
•	1.868
⊘	1.885
⊘	1.887
•	1.927
•	1.835
•	1.897
•	1.909
•	1.848

lacksquare

1.745

I Test Case:49	②
I Test Case:50	Ø
I Test Case:51	②
I Test Case:52	②
I Test Case:53	②

1.843

1.771

1.806

1.843

1.588

Results: 2021-Sep-22 19:16:50

Result Type: Result Set Parent: None

 Start Time:
 22-Sep-2021 19:17:55

 End Time:
 22-Sep-2021 19:19:37

 Outcome:
 Total: 53, Passed: 53

Aggregated Coverage Results

Analyzed Model	Sim Mode	Complexity	Decision	Condition	MCDC	Execution	Relational Boundary
<u>WDGBrakingLogic</u>	Normal	21	91%	96%	91%	100%	100%

Back to Report Summary

WDGBrakingLogic_SLDV_Based_Test

Test Result Information

Result Type: Test File Result

Parent: Results: 2021-Sep-22 19:16:50

Start Time: 22-Sep-2021 19:17:55 End Time: 22-Sep-2021 19:19:37 Outcome: Total: 53, Passed: 53

Description:

Model Version: 4.0

Model Last Modified On: 22-Sep-2021 18:13:35

Checksum when Compiled as Referenced Model: 4047763966 1651424035

440184956 1533764249

Test Suite Information

Name: WDGBrakingLogic_SLDV_Based_Test

Back to Report Summary

SLDV-Based Test

Test Result Information

Result Type: Test Suite Result

Parent: WDGBrakingLogic SLDV Based Test

 Start Time:
 22-Sep-2021 19:17:55

 End Time:
 22-Sep-2021 19:19:37

 Outcome:
 Total: 53, Passed: 53

Test Suite Information

Name: SLDV-Based Test

Back to Report Summary

LLR_SLDV

Test Result Information

Result Type: Test Case Result Parent: <u>SLDV-Based Test</u>

Start Time: 22-Sep-2021 19:17:55 End Time: 22-Sep-2021 19:19:37

Outcome: Passed

Description:

Simulation test for LLR from SLDV.

Test Case Information

Name: LLR_SLDV Type: Baseline Test

Test Case:1

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:17:55

End Time: 22-Sep-2021 19:17:59

Outcome: Passed

Test Case Information

Name: Test Case:1
Type: Baseline Test
Baseline Name: TestCases_1.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_1.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:1
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_1.mat

Baseline Comparison

Name	Abs Tol	Rel Tol	Lead T	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh n	union
decel:1	1e-06	0.001	. 0	0	. 0	double			double	m/s^2	0.1	zoh l	union

Simulation

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:1

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:1

Start Time: 0 Stop Time: 0

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Fixed Step Size: 0.1000000000000001 Simulation Start Time: 2021-09-22 19:17:55 Simulation Stop Time: 2021-09-22 19:17:57

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo t
BrakeStatus:1	BrStatus		0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Parent: **Test Iteration Result**

LLR_SLDV

Start Time: 22-Sep-2021 19:17:59 End Time: 22-Sep-2021 19:18:01

Outcome: Passed

Test Case Information

Name: Test Case:2
Type: Baseline Test
Baseline Name: TestCases_2.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_2.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:2
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_2.mat

Baseline Comparison

Name	Abs Tol			Lag T ol	Max Di ff	Data Type 1		Sample T ime 1	Data Type 2		Sample Tim e 2	Interp S	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus		0.1	zoh lu	ınion
decel:1	1e-06	0.001	0	0	0	double	I		double	m/s^2	0.1	zoh u	ınion

Simulation

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:2

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:2

Start Time: 0 Stop Time: 0

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic Harness SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo t
BrakeStatus:1	BrStatus		0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name Data Type	Units	Sample Time	Interp	Sync

BrakeStatus:1	BrStatus	ii	0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: <u>LLR_SLDV</u>

Start Time: 22-Sep-2021 19:18:01 End Time: 22-Sep-2021 19:18:02

Outcome: Passed

Test Case Information

Name: Test Case:3
Type: Baseline Test
Baseline Name: TestCases_3.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_3.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
-	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:3
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_3.mat

Baseline Comparison

Name A	Abs Tol Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06 0.001	0	0	0	BrStatus		 	BrStatus		0.1	zoh	union
decel:1	1e-06 0.001	0	0	0	double			double	m/s^2	0.1	zoh	union

Simulation

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:3

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:3

Start Time: 0 Stop Time: 0

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO 06 08 SwU\WPs\ISO

6 8 5 1 SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx


Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo t
BrakeStatus:1	BrStatus		0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: <u>LLR_SLDV</u>

Start Time: 22-Sep-2021 19:18:03 End Time: 22-Sep-2021 19:18:04

Outcome: Passed

Test Case Information

Name: Test Case:4
Type: Baseline Test
Baseline Name: TestCases_4.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_4.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:4
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_4.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	l 1e-06	0.001	0	0	0	double	+ 	! !	double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:4

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic sldvdata.mat: Test Case:4

Start Time: 0

Stop Time: 0.1000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO 06 08 SwU\WPs\ISO

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step


Fixed Step Size: 0.1000000000000001 Simulation Start Time: 2021-09-22 19:18:03 Simulation Stop Time: 2021-09-22 19:18:03

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo t
BrakeStatus:1	BrStatus		0.1	zoh	union	<u>Link</u>

decel:1	double	m/s^2	0.1	zoh	union i	Link
accent	double	111/0 2	0.1	1 2011	, amon	DITTE

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:04 End Time: 22-Sep-2021 19:18:06

Outcome: Passed

Test Case Information

Name: Test Case:5
Type: Baseline Test
Baseline Name: TestCases_5.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_5.mat

Iteration Settings

Test Overrides

1000 0 10111400	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:5
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_5.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:5

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:5

Start Time: 0

Stop Time: 0.1000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			1		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:06 End Time: 22-Sep-2021 19:18:08

Outcome: Passed

Test Case Information

Name: Test Case:6
Type: Baseline Test
Baseline Name: TestCases_6.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_6.mat

Iteration Settings

Test Overrides

TOOL O VOLLIGOO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:6
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_6.mat

Name	Abs Tol Rel To	Lead T	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06 0.001	0	0	0	BrStatus			BrStatus		0.1	zoh	union
decel:1	1e-06 0.001	. 0	0	0	double			double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:6

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:6

Start Time: 0

Stop Time: 0.10000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			ı		
BrakeStatus:1	BrStatus	l 	0.1	zoh	union	<u>Link</u>
decel·1	double	m/s^2	0.1	l zoh	union	Link
uecei.i	; double	; 111/5^\2	0.1	¦ zoh	; umon ;	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:08 End Time: 22-Sep-2021 19:18:10

Outcome: Passed

Test Case Information

Name: Test Case:7
Type: Baseline Test
Baseline Name: TestCases_7.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_7.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:7
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_7.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:7

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:7

Start Time: 0

Stop Time: 0.1000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
	, F -	1			,	t

	I			1		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:10 End Time: 22-Sep-2021 19:18:12

Outcome: Passed

Test Case Information

Name: Test Case:8
Type: Baseline Test
Baseline Name: TestCases_8.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_8.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:8
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_8.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:8

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:8

Start Time: 0

Stop Time: 0.10000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	1		T	1		t

BrakeStatus:1	BrStatus	, 	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:12 End Time: 22-Sep-2021 19:18:14

Outcome: Passed

Test Case Information

Name: Test Case:9
Type: Baseline Test
Baseline Name: TestCases_9.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_9.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:9
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_9.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:9

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:9

Start Time: 0

Stop Time: 0.10000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	1		T	1		t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:14 End Time: 22-Sep-2021 19:18:16

Outcome: Passed

Test Case Information

Name: Test Case:10
Type: Baseline Test
Baseline Name: TestCases_10.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_10.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:10
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_10.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:10

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:10

Start Time: 0

Stop Time: 0.10000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	ı	ı	1		1
BrakeStatus:1	BrStatus	 	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	uoubie	111/5′`Z	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:16 End Time: 22-Sep-2021 19:18:18

Outcome: Passed

Test Case Information

Name: Test Case:11
Type: Baseline Test
Baseline Name: TestCases_11.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_11.mat

Iteration Settings

Test Overrides

TOOL O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:11
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_11.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:11

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:11

Start Time: 0

Stop Time: 0.1000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
runie	Duta Type	Chito	oumpie iinte	inter p	- Cyric	t +

	I			ı		
BrakeStatus:1	BrStatus	l 	0.1	zoh	union	<u>Link</u>
decel·1	double	m/s^2	0.1	l zoh	union	Link
uecei.i	; double	; 111/5^\2	0.1	¦ zoh	; umon ;	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:18 End Time: 22-Sep-2021 19:18:19

Outcome: Passed

Test Case Information

Name: Test Case:12
Type: Baseline Test
Baseline Name: TestCases_12.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_12.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:12
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_12.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:12

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:12

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
	, , , , , , , , , , , , , , , , , , , 				!	t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:20 End Time: 22-Sep-2021 19:18:21

Outcome: Passed

Test Case Information

Name: Test Case:13
Type: Baseline Test
Baseline Name: TestCases_13.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_13.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:13
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_13.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:13

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:13

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	1		T	1		t

BrakeStatus:1	BrStatus	, 	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:21 End Time: 22-Sep-2021 19:18:23

Outcome: Passed

Test Case Information

Name: Test Case:14
Type: Baseline Test
Baseline Name: TestCases_14.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_14.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:14
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_14.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:14

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:14

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:23 End Time: 22-Sep-2021 19:18:25

Outcome: Passed

Test Case Information

Name: Test Case:15
Type: Baseline Test
Baseline Name: TestCases_15.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_15.mat

Iteration Settings

Test Overrides

Parameter Name	Value
rafailletel Naille	
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:15
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_15.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:15

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:15

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step


Fixed Step Size: 0.10000000000000001 Simulation Start Time: 2021-09-22 19:18:23 Simulation Stop Time: 2021-09-22 19:18:24

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:25 End Time: 22-Sep-2021 19:18:27

Outcome: Passed

Test Case Information

Name: Test Case:16
Type: Baseline Test
Baseline Name: TestCases_16.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_16.mat

Iteration Settings

Test Overrides

1000 0 10111400	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:16
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_16.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:16

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:16

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	ı			1		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:27 End Time: 22-Sep-2021 19:18:29

Outcome: Passed

Test Case Information

Name: Test Case:17
Type: Baseline Test
Baseline Name: TestCases_17.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_17.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:17
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_17.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:17

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:17

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step


Fixed Step Size: 0.10000000000000001 Simulation Start Time: 2021-09-22 19:18:27 Simulation Stop Time: 2021-09-22 19:18:27

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:29 End Time: 22-Sep-2021 19:18:31

Outcome: Passed

Test Case Information

Name: Test Case:18
Type: Baseline Test
Baseline Name: TestCases_18.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_18.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:18
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_18.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:18

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:18

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:31 End Time: 22-Sep-2021 19:18:33

Outcome: Passed

Test Case Information

Name: Test Case:19
Type: Baseline Test
Baseline Name: TestCases_19.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_19.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:19
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_19.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:19

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:19

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

BrakeStatus:1	BrStatus	, 	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:33 End Time: 22-Sep-2021 19:18:35

Outcome: Passed

Test Case Information

Name: Test Case:20
Type: Baseline Test
Baseline Name: TestCases_20.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_20.mat

Iteration Settings

Test Overrides

1000 O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:20
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_20.mat

Name	Abs Tol Rel To	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06 0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06 0.001	; o	. 0	0	double	+ 	 	double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:20

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:20

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

BrakeStatus:1	BrStatus	, 	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:35 End Time: 22-Sep-2021 19:18:37

Outcome: Passed

Test Case Information

Name: Test Case:21
Type: Baseline Test
Baseline Name: TestCases_21.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_21.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:21
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_21.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:21

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:21

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

BrakeStatus:1	BrStatus	, 	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	<u>Link</u>

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:37 End Time: 22-Sep-2021 19:18:38

Outcome: Passed

Test Case Information

Name: Test Case:22
Type: Baseline Test
Baseline Name: TestCases_22.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_22.mat

Iteration Settings

Test Overrides

TOOL O TOTTIGGG	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:22
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_22.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:22

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:22

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:38 End Time: 22-Sep-2021 19:18:40

Outcome: Passed

Test Case Information

Name: Test Case:23
Type: Baseline Test
Baseline Name: TestCases_23.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_23.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:23
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_23.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:23

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:23

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	. 0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:40 End Time: 22-Sep-2021 19:18:42

Outcome: Passed

Test Case Information

Name: Test Case:24
Type: Baseline Test
Baseline Name: TestCases_24.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_24.mat

Iteration Settings

Test Overrides

TOOL O TOTTIGGG	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:24
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_24.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:24

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:24

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	. 0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:42 End Time: 22-Sep-2021 19:18:44

Outcome: Passed

Test Case Information

Name: Test Case:25
Type: Baseline Test
Baseline Name: TestCases_25.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_25.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:25
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_25.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:25

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:25

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	. 0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:44 End Time: 22-Sep-2021 19:18:46

Outcome: Passed

Test Case Information

Name: Test Case:26
Type: Baseline Test
Baseline Name: TestCases_26.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_26.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:26
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_26.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:26

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:26

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			1		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:46 End Time: 22-Sep-2021 19:18:48

Outcome: Passed

Test Case Information

Name: Test Case:27
Type: Baseline Test
Baseline Name: TestCases_27.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_27.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:27
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_27.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:27

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:27

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			ı		
BrakeStatus:1	BrStatus	l 	0.1	zoh	union	<u>Link</u>
decel·1	double	m/s^2	0.1	l zoh	union	Link
uecei.i	; double	; 111/5^\2	0.1	¦ zoh	; umon ;	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:48 End Time: 22-Sep-2021 19:18:50

Outcome: Passed

Test Case Information

Name: Test Case:28
Type: Baseline Test
Baseline Name: TestCases_28.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_28.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:28
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_28.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:28

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:28

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:50 End Time: 22-Sep-2021 19:18:52

Outcome: Passed

Test Case Information

Name: Test Case:29
Type: Baseline Test
Baseline Name: TestCases_29.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_29.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:29
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_29.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:29

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:29

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:52 End Time: 22-Sep-2021 19:18:54

Outcome: Passed

Test Case Information

Name: Test Case:30
Type: Baseline Test
Baseline Name: TestCases_30.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_30.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:30
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_30.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:30

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:30

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	1		T	1		t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:54 End Time: 22-Sep-2021 19:18:56

Outcome: Passed

Test Case Information

Name: Test Case:31
Type: Baseline Test
Baseline Name: TestCases_31.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_31.mat

Iteration Settings

Test Overrides

1000 O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:31
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_31.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:31

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:31

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:56 End Time: 22-Sep-2021 19:18:58

Outcome: Passed

Test Case Information

Name: Test Case:32
Type: Baseline Test
Baseline Name: TestCases_32.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_32.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:32
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_32.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:32

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:32

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:18:58 End Time: 22-Sep-2021 19:18:59

Outcome: Passed

Test Case Information

Name: Test Case:33
Type: Baseline Test
Baseline Name: TestCases_33.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_33.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:33
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_33.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:33

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:33

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:00 End Time: 22-Sep-2021 19:19:01

Outcome: Passed

Test Case Information

Name: Test Case:34
Type: Baseline Test
Baseline Name: TestCases_34.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_34.mat

Iteration Settings

Test Overrides

1 COL O VCI I I I CO							
Parameter Name	Value						
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU						
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG						
	BrakingLogic\WDGBrakingLogic_sldvd						
	ata.mat : Test Case:34						
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU						
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG						
	BrakingLogic\sl_test_baselines\TestCase						
	s_34.mat						

Name	Abs Tol	Rel Tol	Lead T	Lag T ol	Max Di ff	Data Type 1		Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	0	0	double	 		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:34

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:34

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	. 0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:01 End Time: 22-Sep-2021 19:19:03

Outcome: Passed

Test Case Information

Name: Test Case:35
Type: Baseline Test
Baseline Name: TestCases_35.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_35.mat

Iteration Settings

Test Overrides

t cot o verri aco								
Parameter Name	Value							
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU							
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG							
	BrakingLogic\WDGBrakingLogic_sldvd							
	ata.mat : Test Case:35							
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU							
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG							
	BrakingLogic\sl_test_baselines\TestCase							
	s_35.mat							

Name	Abs Tol Rel To	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06 0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06 0.001	; o	. 0	0	double	+ 	 	double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:35

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:35

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:03 End Time: 22-Sep-2021 19:19:05

Outcome: Passed

Test Case Information

Name: Test Case:36
Type: Baseline Test
Baseline Name: TestCases_36.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_36.mat

Iteration Settings

Test Overrides

t cot o verri aco								
Parameter Name	Value							
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU							
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG							
	BrakingLogic\WDGBrakingLogic_sldvd							
	ata.mat : Test Case:36							
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU							
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG							
	BrakingLogic\sl_test_baselines\TestCase							
	s_36.mat							

Name	Abs Tol	Rel Tol	Lead T	Lag T ol	Max Di ff	Data Type 1		Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	0	0	double	 		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:36

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:36

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
runie	Duta Type	Chito	oumpie iinte	inter p	- Cyric	t +

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:05 End Time: 22-Sep-2021 19:19:07

Outcome: Passed

Test Case Information

Name: Test Case:37
Type: Baseline Test
Baseline Name: TestCases_37.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_37.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:37
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_37.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	 !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:37

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:37

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			ı		
BrakeStatus:1	BrStatus	l 	0.1	zoh	union	<u>Link</u>
decel·1	double	m/s^2	0.1	l zoh	union	Link
uecei.i	; double	; 111/5^\2	0.1	¦ zoh	; umon ;	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:07 End Time: 22-Sep-2021 19:19:09

Outcome: Passed

Test Case Information

Name: Test Case:38
Type: Baseline Test
Baseline Name: TestCases_38.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_38.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:38
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_38.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:38

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:38

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	1	I .	I		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
1 14	1 11	m/s∧2	0.4	,		*
decel:1	double	m/s^2	. 0.1	¦ zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:09 End Time: 22-Sep-2021 19:19:11

Outcome: Passed

Test Case Information

Name: Test Case:39
Type: Baseline Test
Baseline Name: TestCases_39.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_39.mat

Iteration Settings

Test Overrides

1000 O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:39
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_39.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:39

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:39

Start Time: 0

Stop Time: 0.2000000000000001

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
runie	Duta Type	Chito	oumpie iinte	inter p	- Cyric	t +

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:11 End Time: 22-Sep-2021 19:19:13

Outcome: Passed

Test Case Information

Name: Test Case:40
Type: Baseline Test
Baseline Name: TestCases_40.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_40.mat

Iteration Settings

Test Overrides

1 COL O VCITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:40
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_40.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:40

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:40

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:13 End Time: 22-Sep-2021 19:19:15

Outcome: Passed

Test Case Information

Name: Test Case:41
Type: Baseline Test
Baseline Name: TestCases_41.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_41.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:41
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_41.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:41

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:41

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:15 End Time: 22-Sep-2021 19:19:17

Outcome: Passed

Test Case Information

Name: Test Case:42
Type: Baseline Test
Baseline Name: TestCases_42.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_42.mat

Iteration Settings

Test Overrides

TOOL O VOLLIGOO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:42
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_42.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	 !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:42

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:42

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
	, , , , , , , , , , , , , , , , , , , 				!	t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:17 End Time: 22-Sep-2021 19:19:19

Outcome: Passed

Test Case Information

Name: Test Case:43
Type: Baseline Test
Baseline Name: TestCases_43.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_43.mat

Iteration Settings

Test Overrides

TOOL O VOLLIGOO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:43
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_43.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:43

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:43

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:19 End Time: 22-Sep-2021 19:19:21

Outcome: Passed

Test Case Information

Name: Test Case:44
Type: Baseline Test
Baseline Name: TestCases_44.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_44.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:44
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_44.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:44

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:44

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
	, F -	1			,	t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:21 End Time: 22-Sep-2021 19:19:23

Outcome: Passed

Test Case Information

Name: Test Case:45
Type: Baseline Test
Baseline Name: TestCases_45.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_45.mat

Iteration Settings

Test Overrides

1000 0 10111000	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:45
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_45.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:45

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:45

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step


Fixed Step Size: 0.10000000000000001 Simulation Start Time: 2021-09-22 19:19:21 Simulation Stop Time: 2021-09-22 19:19:21

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:23 End Time: 22-Sep-2021 19:19:24

Outcome: Passed

Test Case Information

Name: Test Case:46
Type: Baseline Test
Baseline Name: TestCases_46.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_46.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:46
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_46.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:46

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:46

Start Time: 0

Stop Time: 0.30000000000000004

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:24 End Time: 22-Sep-2021 19:19:26

Outcome: Passed

Test Case Information

Name: Test Case:47
Type: Baseline Test
Baseline Name: TestCases_47.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_47.mat

Iteration Settings

Test Overrides

1000 0 10111000	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:47
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_47.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:47

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:47

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step


Fixed Step Size: 0.1000000000000001 Simulation Start Time: 2021-09-22 19:19:25 Simulation Stop Time: 2021-09-22 19:19:25

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Interp	Sync	
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:26 End Time: 22-Sep-2021 19:19:28

Outcome: Passed

Test Case Information

Name: Test Case:48
Type: Baseline Test
Baseline Name: TestCases_48.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_48.mat

Iteration Settings

Test Overrides

1000 O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:48
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_48.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:48

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:48

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step


Fixed Step Size: 0.10000000000000001 Simulation Start Time: 2021-09-22 19:19:27 Simulation Stop Time: 2021-09-22 19:19:27

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			1		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Interp	Sync	
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:28 End Time: 22-Sep-2021 19:19:30

Outcome: Passed

Test Case Information

Name: Test Case:49
Type: Baseline Test
Baseline Name: TestCases_49.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_49.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:49
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_49.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:49

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:49

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			ı		
BrakeStatus:1	BrStatus	l 	0.1	zoh	union	<u>Link</u>
decel·1	double	m/s^2	0.1	l zoh	union	Link
uecei.i	; double	; 111/5^\2	0.1	¦ zoh	; umon ;	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:30 End Time: 22-Sep-2021 19:19:32

Outcome: Passed

Test Case Information

Name: Test Case:50
Type: Baseline Test
Baseline Name: TestCases_50.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_50.mat

Iteration Settings

Test Overrides

1000 O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:50
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_50.mat

Name	Abs Tol	Rel Tol	Lead T l ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 	 	BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	. 0	. 0	. 0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:50

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:50

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	I			1		
BrakeStatus:1	BrStatus	l L	0.1	zoh	union	<u>Link</u>
decel:1	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:32 End Time: 22-Sep-2021 19:19:34

Outcome: Passed

Test Case Information

Name: Test Case:51
Type: Baseline Test
Baseline Name: TestCases_51.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_51.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:51
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_51.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:51

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:51

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
runie	Duta Type	Chito	oumpie iinte	inter p	- Cyric	t +

	1		ı	ı		1
BrakeStatus:1	BrStatus	! !	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	i double	111/5′^2	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:34 End Time: 22-Sep-2021 19:19:36

Outcome: Passed

Test Case Information

Name: Test Case:52
Type: Baseline Test
Baseline Name: TestCases_52.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_52.mat

Iteration Settings

Test Overrides

Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:52
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_52.mat

Name	Abs Tol	Rel Tol	Lead T ol	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2	Interp	Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus		0.1	zoh	union
decel:1	1e-06	0.001	. 0	. 0	0	double	+ !		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:52

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat : Test Case:52

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualgu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64 Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Svnc	Link to Plo
runie	Duta Type	Chito	oumpie iinte	inter p	- Cyric	t +

	1	ı	ı	ı		1
BrakeStatus:1	BrStatus	 	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	uoubie	111/5′`Z	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary

Test Result Information

Result Type: Test Iteration Result

Parent: LLR_SLDV

Start Time: 22-Sep-2021 19:19:36 End Time: 22-Sep-2021 19:19:37

Outcome: Passed

Test Case Information

Name: Test Case:53
Type: Baseline Test
Baseline Name: TestCases_53.mat

Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\sl_test

_baselines\TestCases_53.mat

Iteration Settings

Test Overrides

1000 O VOITIGO	
Parameter Name	Value
ExternalInput	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
_	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\WDGBrakingLogic_sldvd
	ata.mat : Test Case:53
Baseline	C:\Users\mabualqu\hlf2\ISO_06_09_SwU
	Ver\WPs\ISO_6_9_5_1_SwVerSpec\WDG
	BrakingLogic\sl_test_baselines\TestCase
	s_53.mat

Name	Abs Tol	Rel Tol	Lead T	Lag T ol	Max Di ff	Data Type 1	Units 1	Sample T ime 1	Data Type 2	Units 2	Sample Tim e 2		Sync
BrakeStat us:1	1e-06	0.001	0	0	0	BrStatus	 		BrStatus	 	0.1	zoh	union
decel:1	l 1e-06	0.001	0	. 0	. 0	double	+ 		double	m/s^2	0.1	zoh	union

System Under Test Information

Model: WDGBrakingLogic

Harness: WDGBrakingLogic_Harness_SLDV

Harness Owner: WDGBrakingLogic

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: ModelReferencing

External Input Name: Test Case:53

External Input File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\I

SO_6_9_5_1_SwVerSpec\WDGBrakingLogic\WDGB

rakingLogic_sldvdata.mat: Test Case:53

Start Time: 0

Stop Time: 0.40000000000000002

Checksum: 3973246956 3352263426 3523086152 321462018

Simulink Version: 10.4 Model Version: 4.3

Model Author: mabualqu

Date: Wed Sep 22 19:16:24 2021

User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_

6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGB

rakingLogic_Harness_SLDV.slx

Machine Name: BAT917931WIN64
Solver Name: FixedStepDiscrete


Solver Type: Fixed-Step

Platform: PCWIN64

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plo
	, , , . .	1				t

	1	ı	ı	ı		1
BrakeStatus:1	BrStatus	 	0.1	zoh_	union	<u>Link</u>
decel·1	double	m/s^2	0.1	70h	union	Link
uecei.i	uoubie	111/5′`Z	0.1	¦ zoh	union	LIIIK

Name	Data Type	Units	Sample Time	Interp	Sync
BrakeStatus:1	BrStatus		0.1	zoh	union
decel:1	double	m/s^2	0.1	zoh	union



Back to Report SummaryBack to Signal Summary