# Simulink Design Verifier Report WDGBrakingLogic mabualqu

## Simulink Design Verifier Report: WDGBrakingLogic mabualqu

Publication date 22-Sep-2021 19:05:36

#### **Table of Contents**

1. Summary	
2. Analysis Information	
Model Information	
Analysis Options	2
Constraints	
Design Min Max Constraints	3
3. Dead Logic	4
4. Design Error Detection Objectives Status	5
Objectives Valid	
5. Derived Ranges	6

#### **Chapter 1. Summary**

#### **Analysis Information.**

Model: WDGBrakingLogic Release: R2022a Prerelease

Checksum: 3577721506 719747852 3275326579 2347090401

Mode: Design error detection

Model Representation: Built on 22-Sep-2021 19:05:11

Status: Completed normally

PreProcessing Time: 10s Analysis Time: 16s

#### **Objectives Status.**

Number of Objectives: 48

Objectives Valid: 1 (2%)
Dead Logic: 0 (0%)

#### **Chapter 2. Analysis Information**

#### **Table of Contents**

Model Information	. 2
Analysis Options	. 2
Constraints	
Design Min Max Constraints	

#### **Model Information**

File: WDGBrakingLogic

Version:

Time Stamp: Wed Sep 22 18:13:35 2021

Author: mabualqu

#### **Analysis Options**

Mode: DesignErrorDetection Rebuild Model Representation: **IfChangeIsDetected** 

Detect dead logic (partial): on Run exhaustive analysis for dead logoff

Detect integer overflow: on Detect division by zero: on

Detect specified minimum and maxion mum value violations:

Detect out of bound array access: on

Detect non-finite and NaN floatingoff point values:

Detect subnormal floating-point valoff

Detect data store access violations: off Detect specified block input range vio- off lations:

Detect usage of remainder and recipoff rocal operations (hisl\_0002):

Detect usage of square root operaoff tions (hisl 0003):

Detect usage of log and log10 operaoff tions (hisl\_0004):

Detect usage of Reciprocal Square off Root blocks (hisl\_0028): Maximum Analysis Time: 300s **Block Replacement:** off Parameters Analysis: off Include expected output values: off Randomize data that do not affect the off outcome: Additional analysis to reduce instances of rational approximation: Save Data: on Save Harness: off Save Report: on

#### **Constraints**

#### **Design Min Max Constraints**

Name	Design Min Max Constraint
FCWtime	[040]
PB1time	[040]
PB2time	[040]
FBtime	[040]

#### **Chapter 3. Dead Logic**

Simulink Design Verifier proved these decisions and conditions to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic > Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.

# **Chapter 4. Design Error Detection Objectives Status**

#### **Table of Contents**

Objectives Valid ...... 5

#### **Objectives Valid**

#	Туре	Model Item	_	Analysis Time (sec)
	Design Range	BrakingLogic/ SFunction	Design Range: [09.8]	7

### **Chapter 5. Derived Ranges**

Signal	Derived Ranges
BrakingLogic/ SFunction - Outport 2	[09.8]
Constant- Outport 1	0.1
RelationalOperator- Outport 1	[FT]
decel- Outport 1	[09.8]
FCWtime- Outport 1	[040]
PB1time- Outport 1	[040]
PB2time- Outport 1	[040]
FBtime- Outport 1	[040]