

Report Generated by Test Manager

Title: WDGBrakingLogic INSTR SIL REQ-Based Tests

Author:





















Date: 22-Sep-2021 19:13:35

Test Environment

Platform: PCWIN64

MATLAB: (R2022a)


Summary

Name	Outcome	Duration (Seconds)
Results: 2021-Sep-22 19:10:57	1  3 	152.178
 WDGBrakingLogic Test	1  3 	152.179
 requirements based tests		152.179
 TC1		152.178
 interface tests		0
 TC1		0
 fault injection tests		0
 TC1		0
 resource usage tests		0
 TC1		0

Results: 2021-Sep-22 19:10:57

Result Type: Result Set
Parent: None
Start Time: 22-Sep-2021 19:10:58
End Time: 22-Sep-2021 19:13:31
Outcome: Total: 4, Passed: 1, Disabled: 3

Aggregated Coverage Results

Analyzed Model	Sim Mode	Complexity	Decision	Condition	Function	Function call	Execution	Relational Boundary
 WDGBrakingLogic	ModelRefSIL	29	69%	50%	100%	100%	73%	14%

[Back to Report Summary](#)

WDGBrakingLogic_Test

Test Result Information

Result Type: Test File Result
Parent: [Results: 2021-Sep-22 19:10:57](#)
Start Time: 22-Sep-2021 19:10:58
End Time: 22-Sep-2021 19:13:31
Outcome: Total: 4, Passed: 1, Disabled: 3
Description:

Model Version: 4.0

Model Last Modified On: 22-Sep-2021 18:13:35

Checksum when Compiled as Referenced Model: 4047763966 1651424035
440184956 1533764249

Verified Code Files Checksum: 49F26B179FAB05DB65DCCD0E1253FD83

Test Suite Information

Name: WDGBrakingLogic_Test

[Back to Report Summary](#)

requirements_based_tests

Test Result Information

Result Type: Test Suite Result
Parent: [WDGBrakingLogic_Test](#)
Start Time: 22-Sep-2021 19:10:58
End Time: 22-Sep-2021 19:13:31
Outcome: Total: 1, **Passed: 1**

Test Suite Information

Name: requirements_based_tests

[Back to Report Summary](#)

TC1

Test Result Information

Result Type: Test Case Result
Parent: [requirements_based_tests](#)
Start Time: 22-Sep-2021 19:10:58
End Time: 22-Sep-2021 19:13:31
Outcome: **Passed**

Test Case Information

Name: TC1
Type: Baseline Test
Baseline Name: ReqBaseline.mat
Baseline File: C:\Users\mabualqu\hlf2\ISO_06_09_SwUVer\WPs\ISO_6_9_5_1_SwVerSpec\WDGBrakingLogic\ReqBaseline.mat

Test Case Requirements

Description: SW_HLF#7.2.4.2 Partial Braking Level 1
Document: SSRS.slreqx

Description: SW_HLF#7.2.4.3 Partial Braking Level 2
Document: SSRS.slreqx

Description: SW_HLF#7.2.4.4 Full Braking
Document: SSRS.slreqx

Description: SW_HLF#7.2.4.5 Idle state
Document: SSRS.slreqx

Baseline Comparison

Name	Abs Tol	Rel Tol	Lead Tol	Lag Tol	Max Diff	Data Type 1	Units 1	Sample Time 1	Data Type 2	Units 2	Sample Time 2	Interp	Sync
✓ WDGBrakingLogic:1	0	0	0	0	0	BrStatus		0.1	BrStatus		0.1	zoh	union
✓ WDGBrakingLogic:2	0	0	0	0	0	double	m/s^2	0.1	double	m/s^2	0.1	zoh	union

Simulation

System Under Test Information


Model: WDGBrakingLogic
Harness: WDGBrakingLogic_Harness
Harness Owner: WDGBrakingLogic
Release: Current
Simulation Mode: software-in-the-loop (sil)
Override SIL or PIL Mode: 0
Configuration Set: csMultiInstance
Start Time: 0
Stop Time: 10
Checksum: 3632232150 2509181261 959660338 69216255
Simulink Version: 10.4
Model Version: 3.0
Model Author: mabualqu
Date: Wed Sep 22 18:13:39 2021
User ID: mabualqu

Model Path: C:\Users\mabualqu\hlf2\ISO_06_08_SwU\WPs\ISO_6_8_5_1_SwUnDesSpec\WDGBrakingLogic\WDGBrakingLogic_Harness.slx
 Machine Name: BAT917931WIN64
 Solver Name: FixedStepDiscrete
 Solver Type: Fixed-Step
 Fixed Step Size: 0.100000000000000001
 Simulation Start Time: 2021-09-22 19:10:58
 Simulation Stop Time: 2021-09-22 19:13:26
 Platform: PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
WDGBrakingLogic:1	BrStatus		0.1	zoh	union	Link
WDGBrakingLogic:2	double	m/s^2	0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
WDGBrakingLogic:1	BrStatus		0.1	zoh	union
WDGBrakingLogic:2	double	m/s^2	0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Simulation Logs:

Symbol 'BusMultiObjectTracker' is defined in [DD_HLF_DataTypes.sldd](#) and [base workspace](#). The definition in [DD_HLF_DataTypes.sldd](#) is used.

Symbol 'BusMultiObjectTrackerTracks' is defined in [DD_HLF_DataTypes.sldd](#) and [base workspace](#). The definition in [DD_HLF_DataTypes.sldd](#) is used.

Symbol 'BusRadarDetectionsObjectAttributes' is defined in [DD_HLF_DataTypes.sldd](#) and [base workspace](#). The definition in [DD_HLF_DataTypes.sldd](#) is used.

Symbol 'BusVehiclePose' is defined in [DD_HLF_DataTypes.sldd](#) and [base workspace](#). The definition in [DD_HLF_DataTypes.sldd](#) is used.

Symbol 'LaneSensor' is defined in [DD_HLF_DataTypes.sldd](#) and [base workspace](#). The definition in [DD_HLF_DataTypes.sldd](#) is used.

Symbol 'LaneSensorBoundaries' is defined in [DD_HLF_DataTypes.sldd](#) and [base workspace](#). The definition in [DD_HLF_DataTypes.sldd](#) is used.

Symbol 'Ts' is defined in [DD_HLF_Configuration.sldd](#) and [base workspace](#). The definition in [DD_HLF_Configuration.sldd](#) is used.

Symbol 'max_ac' is defined in [DD_PFC_Configuration.sldd](#) and [base workspace](#). The definition in [DD_PFC_Configuration.sldd](#) is used.

Symbol 'max_dc' is defined in [DD_PFC_Configuration.sldd](#) and [base workspace](#). The definition in [DD_PFC_Configuration.sldd](#) is used.

Symbol 'tau' is defined in [DD_PFC_Configuration.sldd](#) and [base workspace](#). The definition in [DD_PFC_Configuration.sldd](#) is used.

Symbol 'tau2' is defined in [DD_PFC_Configuration.sldd](#) and [base workspace](#). The definition in [DD_PFC_Configuration.sldd](#) is used.

'[BrakeStatus](#)' is defined, but is never used in the Test Sequence block. [Delete this object.](#)

'[decel](#)' is defined, but is never used in the Test Sequence block. [Delete this object.](#)

'BrakeStatus' is defined, but is never used in the Test Sequence block. [Delete this object.](#)

'decel' is defined, but is never used in the Test Sequence block. [Delete this object.](#)

[Back to Report Summary](#)

interface_tests

Test Result Information

Result Type:	Test Suite Result
Parent:	WDGBrakingLogic Test
Start Time:	22-Sep-2021 19:10:57
End Time:	22-Sep-2021 19:10:57
Outcome:	Total: 1, Disabled: 1

Test Suite Information

Name: interface_tests

[Back to Report Summary](#)

TC1

Test Result Information

Result Type:	Test Case Result
Parent:	interface_tests
Start Time:	22-Sep-2021 19:10:57
End Time:	22-Sep-2021 19:10:57
Outcome:	Disabled

Test Case Information

Name: TC1
Type: Baseline Test

[Back to Report Summary](#)

fault_injection_tests

Test Result Information

Result Type: Test Suite Result
Parent: [WDGBrakingLogic Test](#)
Start Time: 22-Sep-2021 19:10:57
End Time: 22-Sep-2021 19:10:57
Outcome: Total: 1, Disabled: 1

Test Suite Information

Name: fault_injection_tests

[Back to Report Summary](#)

TC1

Test Result Information

Result Type: Test Case Result
Parent: [fault_injection_tests](#)
Start Time: 22-Sep-2021 19:10:57
End Time: 22-Sep-2021 19:10:57
Outcome: Disabled

Test Case Information

Name: TC1
Type: Baseline Test

[Back to Report Summary](#)

resource_usage_tests

Test Result Information

Result Type:	Test Suite Result
Parent:	WDGBrakingLogic Test
Start Time:	22-Sep-2021 19:10:57
End Time:	22-Sep-2021 19:10:57
Outcome:	Total: 1, Disabled: 1

Test Suite Information

Name: resource_usage_tests

[Back to Report Summary](#)

TC1

Test Result Information

Result Type:	Test Case Result
Parent:	resource_usage_tests
Start Time:	22-Sep-2021 19:10:57
End Time:	22-Sep-2021 19:10:57
Outcome:	Disabled

Test Case Information

Name: TC1
Type: Baseline Test

[Back to Report Summary](#)