

# **Simulink Design Verifier Report**

## **ControllerModeSelector**

**mabualqu**

# **Simulink Design Verifier Report: ControllerModeSelector**

mabualqu

Publication date 22-Sep-2021 19:03:49

---

# Table of Contents

1. Summary .....	1
2. Analysis Information .....	2
Model Information .....	2
Analysis Options .....	2
Constraints .....	3
Design Min Max Constraints .....	3
3. Dead Logic .....	4
4. Design Error Detection Objectives Status .....	5
Objectives Valid .....	5
5. Derived Ranges .....	6

---

# Chapter 1. Summary

## Analysis Information.

Model:	ControllerModeSelector
Release:	R2022a Prerelease
Checksum:	581064238 1355875432 4094861736 1167236252
Mode:	Design error detection
Model Representation:	Built on 22-Sep-2021 19:03:27
Status:	Completed normally
PreProcessing Time:	7s
Analysis Time:	14s

## Objectives Status.

<b>Number of Objectives:</b>	<b>9</b>	
Objectives Valid:	1	( 11% )
Dead Logic:	2	( 22% )

---

# Chapter 2. Analysis Information

## Table of Contents

Model Information .....	2
Analysis Options .....	2
Constraints .....	3
Design Min Max Constraints .....	3

## Model Information

File:	ControllerModeSelector
Version:	4.0
Time Stamp:	Wed Sep 22 18:13:09 2021
Author:	mabualqu

## Analysis Options

Mode:	DesignErrorDetection
Rebuild Model Representation:	IfChangeIsDetected
Detect dead logic (partial):	on
Run exhaustive analysis for dead logic:	off
Detect integer overflow:	on
Detect division by zero:	on
Detect specified minimum and maximum value violations:	on
Detect out of bound array access:	on
Detect non-finite and NaN floating-point values:	off
Detect subnormal floating-point values:	off
Detect data store access violations:	off
Detect specified block input range violations:	off
Detect usage of remainder and reciprocal operations (hisl_0002):	off
Detect usage of square root operations (hisl_0003):	off
Detect usage of log and log10 operations (hisl_0004):	off

Detect usage of Reciprocal Square Root blocks (hisl\_0028): off  
Maximum Analysis Time: 300s  
Block Replacement: off  
Parameters Analysis: off  
Include expected output values: off  
Randomize data that do not affect the outcome: off  
Additional analysis to reduce instances of rational approximation: on  
Save Data: on  
Save Harness: off  
Save Report: on

## Constraints

### Design Min Max Constraints

Name	Design Min Max Constraint
Acceleration	[-4..2]
Deceleration	[0..9.8]

---

## Chapter 3. Dead Logic

Simulink Design Verifier proved these decisions and conditions to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic > Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.

#	Type	Model Item	Description
1	Decision	Saturation	input $\geq$ lower limit <b>can only be true</b>
2	Decision	Saturation	input $>$ upper limit <b>can never be true</b>

---

# Chapter 4. Design Error Detection Objectives Status

## Table of Contents

Objectives Valid .....	5
------------------------	---

## Objectives Valid

#	Type	Model Item	Description	Analysis Time (sec)
14	Design Range	Saturation	Design Range: [-10..2]	7



---

# Chapter 5. Derived Ranges

Signal	Derived Ranges
GreaterThan- Output 1	[F..T]
Switch- Output 1	[-9.8..2]
Acceleration- Output 1	[-4..2]
Deceleration- Output 1	[0..9.8]
UnaryMinus- Output 1	[-9.8..0]
Saturation- Output 1	[-9.8..2]
AccelerationCmd- Output 1	[-9.8..2]