Simulink Design Verifier Report

WDGTTCCalculation

mabualqu

Simulink Design Verifier Report: WDGTTCCalculation

mabualqu

Publication date 22-Sep-2021 19:06:12

Table of Contents

Chapter 1. Summary

Analysis Information.

Model:	WDGTTCCalculation
Release:	R2022a Prerelease
Checksum:	4192056164 2037813938 511235120 3478862293
Mode:	Design error detection
Model Representation:	Built on 22-Sep-2021 19:05:52
Status:	Completed normally
PreProcessing Time:	6s
Analysis Time:	14s

Objectives Status.

Number of Objectives:	7	
Objectives Valid:	1	(14%)
Dead Logic:	0	(0%)

Chapter 2. Analysis Information

Table of Contents

Model Information

File:	WDGTTCCalculation
Version:	4.0
Time Stamp:	Wed Sep 22 18:13:41 2021
Author:	mabualqu

Analysis Options

Mode:	DesignErrorDetection
Rebuild Model Representation:	IfChangeIsDetected
Detect dead logic (partial):	on
Run exhaustive analysis for dead logic:	off
Detect integer overflow:	on
Detect division by zero:	on
Detect specified minimum and maximum value violations:	on
Detect out of bound array access:	on
Detect non-finite and NaN floating-point values:	off
Detect subnormal floating-point values:	off
Detect data store access violations:	off
Detect specified block input range violations:	off
Detect usage of remainder and reciprocal operations (hisl_0002):	off
Detect usage of square root operations (hisl_0003):	off
Detect usage of log and log10 operations (hisl_0004):	off
Detect usage of Reciprocal Square Root blocks (hisl_0028):	off
Maximum Analysis Time:	300s

Block Replacement:	off
Parameters Analysis:	off
Include expected output values:	off
Randomize data that do not affect the outcome:	off
Additional analysis to reduce instances of rational approximation:	on
Save Data:	on
Save Harness:	off
Save Report:	on

Chapter 3. Dead Logic

Simulink Design Verifier proved these decisions and conditions to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic > Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.

Chapter 4. Design Error Detection Objectives Status

Table of Contents

Objectives Valid

#	Type	Model Item	Description	Analysis Time (sec)
11	Division by zero	Divide3	Division by zero	6

Chapter 5. Derived Ranges

Signal	Derived Ranges
const1- Outport 1	3.7
Sum- Outport 1	[-Inf..1.7977e+308]
Abs- Outport 1	[0..1.7977e+308]
Saturation- Outport 1	[0.01..100]
Divide3- Outport 1	[-Inf..Inf]
Sign- Outport 1	[-1..1]
Divide11- Outport 1	{ [-Inf..Inf] NaN }
TTC- Outport 1	{ [-Inf..Inf] NaN }