Simulink Design Verifier Report WDGTTCCalculation mabualqu

Simulink Design Verifier Report: WDGTTCCalculation mabualqu

Publication date 22-Sep-2021 19:06:12

Table of Contents

1. Summary	1
2. Analysis Information	2
Model Information	
Analysis Options	
3. Dead Logic	
4. Design Error Detection Objectives Status	5
Objectives Valid	
5. Derived Ranges	

Chapter 1. Summary

Analysis Information.

Model: WDGTTCCalculation Release: R2022a Prerelease

Checksum: 4192056164 2037813938 511235120 3478862293

Mode: Design error detection

Model Representation: Built on 22-Sep-2021 19:05:52

Status: Completed normally

PreProcessing Time: 6s Analysis Time: 14s

Objectives Status.

Number of Objectives: 7

Objectives Valid: 1 (14%)
Dead Logic: 0 (0%)

Chapter 2. Analysis Information

Table of Contents

Model Information	. 2
Analysis Options	. 2

Model Information

File: **WDGTTCCalculation**

Version: 4.0

Time Stamp: Wed Sep 22 18:13:41 2021

Author: mabualqu

Analysis Options

Mode: DesignErrorDetection Rebuild Model Representation: **IfChangeIsDetected**

Detect dead logic (partial): on Run exhaustive analysis for dead logoff

ic:

Detect integer overflow: on Detect division by zero: on

Detect specified minimum and maximum value violations:

Detect out of bound array access:

Detect non-finite and NaN floatingoff point values:

Detect subnormal floating-point val-

off

Detect data store access violations: off Detect specified block input range vio- off

lations:

Detect usage of remainder and recipoff

rocal operations (hisl_0002):

Detect usage of square root operaoff tions (hisl_0003):

Detect usage of log and log10 operaoff

tions (hisl_0004):

Detect usage of Reciprocal Square off

Root blocks (hisl 0028):

300s Maximum Analysis Time:

on

Analysis Information

Block Replacement: off Parameters Analysis: off Include expected output values: off Randomize data that do not affect the off outcome: Additional analysis to reduce instanon ces of rational approximation: Save Data: on Save Harness: off Save Report: on

Chapter 3. Dead Logic

Simulink Design Verifier proved these decisions and conditions to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic > Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.

Chapter 4. Design Error Detection Objectives Status

Table of Contents

Objectives Valid 5

Objectives Valid

#	Туре	Model Item		Analysis Time (sec)
	Division by zero	Divide3	Division by zero	6

Chapter 5. Derived Ranges

Signal	Derived Ranges
const1- Outport 1	3.7
Sum- Outport 1	[-Inf1.7977e+308]
Abs- Outport 1	[01.7977e+308]
Saturation- Outport 1	[0.01100]
Divide3- Outport 1	[-InfInf]
Sign- Outport 1	[-11]
Divide11- Outport 1	{ [-InfInf] NaN }
TTC- Outport 1	{ [-InfInf] NaN }