

Andrew Le Nguyen

March 1, 2021

CSE 140 Computer Architecture

Homework 3

Single-Cycle MIPS Architecture

- Instruction: sub \$rd, \$rs, \$rt
 - I type instruction: 40 PS
 - Input into register file: 80 PS
 - Output given as input to ALU: $20 \text{ PS} + 100 \text{ PS} = 120 \text{ PS}$
 - Output of ALU written into register: $20 \text{ PS} + 60 \text{ PS} = 80 \text{ PS}$
 - Total latency: $40 \text{ PS} + 80 \text{ PS} + 120 \text{ PS} + 80 \text{ PS} = 320 \text{ PS}$
- Instruction: lw \$rt, pffest(\$rs)
 - I type instruction: 40 PS
 - Input into register file: 80 PS
 - Output given as input to ALU: $20 \text{ PS} + 100 \text{ PS} = 120 \text{ PS}$
 - Output of ALU given an address: 200 PS
 - Output of ALU written into register: $20 \text{ PS} + 60 \text{ PS} = 80 \text{ PS}$
 - Total latency: $40 \text{ PS} + 80 \text{ PS} + 120 \text{ PS} + 200 \text{ PS} + 80 \text{ PS} = 520 \text{ PS}$

Single and Pipelined Datapaths

- $\text{IF} + \text{ID} + \text{EX} + \text{MEM} + \text{WB}$
 - $100 \text{ PS} + 120 \text{ PS} + 220 \text{ PS} + 300 \text{ PS} + 120 \text{ PS} = 860 \text{ PS}$
- Stage delay = MEM
 - $300 \text{ PS} \rightarrow$ the longest stage