

## Multi-phase Non-overlapping Clock Generator

Anmol Saxena, Dhirubhai Ambani Institute of Information and Communication Technology

January 30, 2022

## Abstract

A multiphase clock generator is a requirement for wide band multi-path transmission line filter, amongst other relevant applications. There are various implementations for the same. The chosen one here is functionally adept and is verified post-layout, as well. It is fully digital and hence the number of parameters to be taken care is fairly less compared to its analog counterparts. This is designed for a high-frequency ( $\sim 4$  GHz) 4-phase non-overlapping clock generation with 25 % duty-cycle.

## 1 Reference Circuit Details

The circuit is a CMOS transistor-based implementation. It consists of 6 D-Flip Flops, 16 inverters: segregated in 2 types owing to their deliberate sizing for generation of non-overlapping waveforms for 4 different phases: ( $0^\circ$ ,  $90^\circ$ ,  $180^\circ$  and  $270^\circ$ ), 12 buffers with uniform tapered dimensions towards output, a NAND gate and a NOT gate. A reference clock signal is utilized for generation of desired signals. A tapered buffer is used to drive the transistor gate, which carries a large capacitive load due to the transistor's parasitic capacitance. The output buffer design was based on using a string of inverters where each has an increasing width compare to the last. By sizing up an inverter, its delay will be reduced, and input capacitance may be increased. The number of stages in the buffer depends on the load capacitance.

## 2 Reference Circuit




Figure 1: Reference circuit diagram.

### 3 Reference Circuit Waveforms




Figure 2: Reference waveform.

## References

- [1] S. Z. Adibifard, "Wide-band Tunable Transmission-Line N-Path Filter on CMOS 130 nm", Accepted M.A.Sc. Thesis, Department of Electronics, Carleton University. August, 2021.  
<https://curve.carleton.ca/5ff0a03b-3cf7-42f8-ab3e-cb9a1379b43a>
- [2] I. Raja, V. Khatri, Z. Zahir and G. Banerjee, "A 0.1–2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, March, 2017.  
<https://ieeexplore.ieee.org/document/7725561>
- [3] D. Shin, J. Koo, W. Yun, Y. J. Choi and C. Kim, "A fast-lock synchronous multi-phase clock generator based on a time-to-digital converter," IEEE International Symposium on Circuits and Systems, 2009.  
<https://ieeexplore.ieee.org/document/5117670>