


# Analog Dynamic Charge Sharing Comparator (AVSD\_DCMP\_1v8)

Submitted by: Anmol Saxena, DA-IICT, Gandhinagar  
Submitted for Stage-I fulfilment at VSD Corp. Pvt. Ltd.

# Bounding box and physical specifications for the Latching Comparator:

Signal pins Metal 2  
VDDA Metal 1 (60 X 5)  
VSSA Metal 3 (60 X 5)  
(The sandwiching of the signal between VDDA and VSSA would provide for shielding)


The Area came out to be 1560,  
but to maintain an aspect ratio  $<4$   
The following dimensions were selected providing  
a leeway of 240, for overhead adjustments.




# Desired Specifications for the Latching Comparator (AVSD\_DCMP\_1v8) at 0.13 um node:

- Input Offset Voltage:  $\sim 2$  mV
- Rise time and Fall time-  $\sim 300$ - $750$  ns for  $V_{dd} = 1.8$  V and  $V_{ss} = -1.8$  V
- Maximum current consumption:  $\sim 30$   $\mu$ A
- Applications: General purpose continuous time comparator
- Input Clock frequencies up to 45 kHz


# Desired Hysteresis requirements for the Latching Comparator (AVSD\_DCMP\_1v8) at 0.13 um node:




# Equivalent test bench for the Comparator (AVSD\_DCMP\_1v8) at 0.13 um node:



Desired Noise requirements for the Latching Comparator (AVSD\_DCMP\_1v8) at output load of 10 Mohms at 0.13  $\mu\text{m}$  node:



# Piecewise linear input for the Latching Comparator (AVSD\_DCMP\_1v8) at 0.13 um node:



# Specs Template Reference

- S3COMP3T18 - 3V Comparator
  - 0.18um TSMC eLL Process.
  - Deep NWEELL included for Noise Isolation.
  - 3.0V Power Supplies.
  - Internally-generated bias current.
  - Input frequencies up to 50kHz.
  - Input Referred Offset of < TBD mV.
  - Maximum Current Consumption of 29.5 uA.
  - Compact Die Area: < 0.0045 mm<sup>2</sup>
- [https://www.vlsisystemdesign.com/vsd-ip-specs/avsdcmp\\_3v3](https://www.vlsisystemdesign.com/vsd-ip-specs/avsdcmp_3v3)