

Annah Singh

EE 472

10/29/24

Homework #4

File Edit View Project Assignments Processing Tools Window Help

Singh_HW4

Tasks

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming file)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Singh_HW4.v

```
1 module Singh_Hw4 (output reg d0, d1, d2, d3,  
2 input wire a, b, muxsel, clk,  
3 input wire [1:0]demuxsel);  
4 wire out1, sel;  
5 wire [0:3]out2;  
6  
7 assign out1 = (a && ~muxsel) || (b && muxsel);  
8  
9 assign out2[0] = out1 && ~demuxsel[0] && ~demuxsel[1],  
10 out2[1] = out1 && demuxsel[0] && ~demuxsel[1],  
11 out2[2] = out1 && ~demuxsel[0] && demuxsel[1],  
12 out2[3] = out1 && demuxsel[0] && demuxsel[1];  
13  
14 //specified clock edge as negedge since none given  
15  
16 always @ (negedge clk) begin  
17 d0 <= out2[0];  
18 d1 <= out2[1];  
19 d2 <= out2[2];  
20 d3 <= out2[3];  
21 end  
22 endmodule
```

Compilation Report - Singh_HW4

267 268

All Find... Find Next

Type ID Message

293000 Quartus Prime Full Compilation was successful. 0 errors, 12 warnings

