

sources_1\new\CHEAT_MANAGER.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity CHEAT_MANAGER is
6      Port (
7          input: in std_logic;
8          clock: in std_logic;
9          reset: in std_logic;
10
11          btnPress: out std_logic
12      );
13  end CHEAT_MANAGER;
14
15  architecture CHEAT_MANAGER_ARCH of CHEAT_MANAGER is
16      constant ACTIVE: std_logic := '1';
17
18      signal inputTracker: std_logic_vector(1 downto 0);
19  begin
20
21      CM: process(reset, clock, input)
22      begin
23          if reset = ACTIVE then
24              inputTracker <= (others=>'0');
25          elsif rising_edge(clock) then
26              inputTracker <= input & inputTracker(1);
27              if inputTracker = "10" then
28                  btnPress <= ACTIVE;
29              else
30                  btnPress <= not ACTIVE;
31              end if;
32          end if;
33      end process CM;
34  end CHEAT_MANAGER_ARCH;
35
```