
Sistemas Operacionais

Estruturas Básicas dos Sistemas de Computação

Alexandre Sztajnberg @ 1998



Computer-System Operation

- → I/O devices and the CPU can execute concurrently.
- → Each device controller is in charge of a particular device type.
- → Each device controller has a local buffer.
- → CPU moves data from/to main memory to/from local buffers
- → I/O is from the device to local buffer of controller.
- → Device controller informs CPU that it has finished its operation by causing an *interrupt*.

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 3

Interrupções

- → SINAL (HW e/ou SW) <u>ASSÍNCRONO</u> QUE SUSPENDE A EXECUÇÃO DO PROCESSO EM EXECUÇÃO NO PROCESSADOR, FAZENDO-O DAR ATENÇÃO A OUTRO PROCESSO.
- ◆ QUALQUER PROCESSO PODE SER INTERROMPIDO NO DECORRER DE SEU PROCESSAMENTO.
- ◆ A INTERRUPÇÃO NÃO PODE ALTERAR O RESULTADO FINAL DO PROCESSO (a menos que seja mensageira de alguma ordem).
- ◆ A INTERRUPÇÃO NÃO PODE OBRIGAR O PROCESSO Á EXECUTAR NENHUM RETRABALHO.

Alexandre Sztajnberg @ 1998

Common Functions of Interrupts

- → Interrupts transfers control to the interrupt service routine generally, through the *interrupt vector*, which contains the addresses of all the service routines.
- → Interrupt architecture must save the address of the interrupted instruction.
- Incoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt.
- → A trap is a software-generated interrupt caused either by an error or a user request.
- → An operating system is *interrupt* driven.

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 5

Tipos de Interrupção

→ Hardware

- □ ENTRADA/SAÍDA
 - acesso a disco, pacote chegou pela rede
 - teclado, mouse
- **TEMPO**
 - estouro de temporizadores, intervalos
- **→ FALHAS DE MÁQUINA**
 - paridade, falta de energia

-Software

- chamadas ao núcleo do sistema operacional
 - também chamadas de
 - interrupção de software
 - + trap (armadilha)
 - serviços do SO
- □ exceções
 - overflow, div 0,
 - instrução ilegal

Alexandre Sztajnberg @ 1998

Prioridade e Controle

- → Arquitetura de interrupções pode ter um esquema de prioridades
 - interrupções mais prioritárias podem "interromper" as menos prioritárias
 - pode causar problema de inversão de prioridades ou deadlock
- → Desabilitáveis (maskable)
 - o interrupções que podem ser desabilitadas
 - o garante que outras interrupções não serão atendidas
- → Não-desabilitáveis (non-maskable)
 - interrupções de alta prioridade que não podem ser interrompidas
 - pane na máquina
 - paridade, falta de energia


Alexandre Sztajnberg @ 1998


Módulo 2 - pag.


Tratamento de Interrupções (Interrupt Handling)


- → Mecanismos para identificar o tipo de interrupção
 - quem gera a interrupção já envia a ident. (vectored interrupt system)
 - o SO "pergunta" quem interrompeu (poll)
- → identificação da rotina de tratamento
 - o consulta a tabela ou endereço fixo
 - leva ao endereço do início da rotina
- → rotina de tratamento de interrupção (handler)
 - Termina de salvar contexto do processo interrompido
 - Separate segments of code determine what action should be taken for each type of interrupt
 - ⊃ Faz o serviço
 - Ex.: transfere dados entre dispositivos, memória ou CPU
 - Restaura o contexto do processo interrompido (pilha)
 - ou "chama" o escalonador para decidir "quem" volta


Alexandre Sztajnberg @ 1998











I/O Structure

- → After I/O starts, control returns to user program only upon I/O completion.
 - wait instruction idles the CPU until the next interrupt
 - wait loop (contention for memory access).
 - At most one I/O request is outstanding at a time, no simultaneous I/O processing.
- → After I/O starts, control returns to user program without waiting for I/O completion.
 - System call request to the operating system to allow user to wait for I/O completion.
 - Device-status table contains entry for each I/O device indicating its type, address, and state.
 - Operating system indexes into I/O device table to determine device status and to modify table entry to include interrupt.


Alexandre Sztajnberg @ 1998


ENTRADA/SAÍDA

- ◆ NORMALMENTE É O PROCESSADOR QUE CONTROLA A OPERAÇÃO DA MÁQUINA.
- ♦ INTERAÇÃO COM OS DISPOSITIVOS DE E/S
 - □ TROCAM DADOS DIRETO COM O PROCESSADOR.
 - □ TROCAM DADOS DIRETO COM A MEMÓRIA DMA
- ◆ NO DMA O PROCESSADOR TRANSFERE O CONTROLE TEMPORARIAMENTE A UM PROCESSADOR AUXILIAR.
- ◆ TRANFERÊNCIA DE CONTROLE É REALIZADA ATRAVÉS DE INTERRUPÇÕES.


Alexandre Sztajnberg @ 1998


Módulo 2 - pag. 15






Alexandre Sztajnberg @ 1998









TÉCNICAS DE ENTRADA/SAÍDA


- **→ E/S PROGRAMADA**
 - espera ocupada (busy wait)
 - polling (um pouco mais eficiente)
- → E/S DIRIGIDA POR INTERRUPÇÕES
- + E/S POR ACESSO DIRETO À MEMÓRIA
 - CPU só trabalha no início e no fim
 - área de buffer reservada para os dados
- → E/S POR CANAL DEDICADO


(ex: IBM mainframe)

Alexandre Sztajnberg @ 1998










HIERARQUIA DE MEMÓRIA


- → CONCEITO DE LOCALIDADE
- **◆ LOCALIDADE TEMPORAL**
- **♦ LOCALIDADE ESPACIAL**

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 2

HIERARQUIA DE MEMÓRIA BASEADA NO TEMPO DE ACESSO REGS CACHE MEMÓRIA PRINCIPAL CACHE EM DISCO DISCO MAGNÉTICO FITA MAGNÉTICA DISCO ÓTICO Alexandre Sztajnberg @ 1998





Memória Cache

o cacher do francês = esconder

o princípio da localidade

- palavra é usada várias vezes pode ficar "mais perto"
- uma referência à memória lenta e várias à cache
- taxa de acerto (HIT) e taxa de erro (MISS)
- \odot memória de $\mathbf{2}^{m}$ bytes é dividida em blocos de \mathbf{b} bytes
- □ tipos de organização
 - cache associativo (hardware especial)
 - cache com mapeamento direto (hash code + tag)

escritas


- write through (escreve imediatamente na memória)
- copy back (usa bit de *alterado*)

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 2

MEMÓRIA CACHE

→ CACHE / PROCESSADOR /MEMÓRIA PRINCIPAL



Alexandre Sztajnberg @ 1998

MEMÓRIA CACHE

→ PROJETO DO SISTEMA CACHE/MEMÓRIA PRINCIPAL

MEMÓRIA PRINCIPAL


 2^n ENDEREÇOS DIVIDIDA EM BLOCOS DE K ENDEREÇOS M = 2^n / K BLOCOS

CACHE

C SLOTS DE K ENDEREÇOS



Alexandre Sztajnberg @ 1998



Hardware Protection

- **→** Dual-Mode Operation
- → I/O Protection
- **→** Memory Protection
- → CPU Protection

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 33


Dual-Mode Operation

- → Sharing system resources requires operating system to ensure that an incorrect program cannot cause other programs to execute incorrectly.
- → Provide hardware support to differentiate between at least two modes of operations.
 - 1. User mode execution done on behalf of a user.
 - 2. Monitor mode (also supervisor mode or system mode) execution done on behalf of operating system.

Alexandre Sztajnberg @ 1998

Dual-Mode Operation (Cont.)

- → Mode bit added to computer hardware to indicate the current mode: monitor (0) or user (1).
- → When an interrupt or fault occurs hardware switches to monitor mode.



→ Privileged instructions can be issued only in monitor mode.

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 35

I/O Protection

- → All I/O instructions are privileged instructions.
- → Must ensure that a user program could never gain control of the computer in monitor mode (l.e., a user program that, as part of its execution, stores a new address in the interrupt vector).

Alexandre Sztajnberg @ 1998


Memory Protection

- → Must provide memory protection at least for the interrupt vector and the interrupt service routines.
- → In order to have memory protection, add two registers that determine the range of legal addresses a program may access:
 - base register holds the smallest legal physical memory address.
 - © Limit register contains the size of the range
- → Memory outside the defined range is protected.

Alexandre Sztajnberg @ 1998


Módulo 2 - pag. 37

A Base And A limit Register Define A Logical Address Space



Alexandre Sztajnberg @ 1998

Protection Hardware



- → When executing in monitor mode, the operating system has unrestricted access to both monitor and user's memory.
- → The load instructions for the base and limit registers are privileged instructions.

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 39

CPU Protection

- → Timer interrupts computer after specified period to ensure operating system maintains control.
 - □ Timer is decremented every clock tick.
 - When timer reaches the value 0, an interrupt occurs.
- → Timer commonly used to implement time sharing.
- → Time also used to compute the current time.
- → Load-timer is a privileged instruction.

Alexandre Sztajnberg @ 1998

General-System Architecture

- → Given the I/O instructions are privileged, how does the user program perform I/O?
- → System call the method used by a process to request action by the operating system.
 - Usually takes the form of a trap to a specific location in the interrupt vector.
 - Control passes through the interrupt vector to a service routine in the OS, and the mode bit is set to monitor mode.
 - The monitor verifies that the parameters are correct and legal, executes the request, and returns control to the instruction following the system call.

Alexandre Sztajnberg @ 1998

Módulo 2 - pag. 41

Use of A System Call to Perform I/O Trap to read Perform I/O System Call in to Lear Alexandre Sztajnberg @ 1998 Módulo 2 - pag. 42