
Direct Memory Access (DMA) 1-5

-3 forms of I/O! Basic, interruppt-processed, and DMA

Already covered

- DMA: Provides I/O a direct access to memory while the up is temporarily disable

- Applicans: DRAM refresh, video displays for refreshing the screen, disk memory system read/write, etc.



- HOLD is sampled in the middle of any clocking eyele. As soon as the MP recognizes the hold, it sot stops executing s/w and enters hold eyeles.

-(*) HOLD has a higher priority than INTR and NMI. Interrupts take effect at the end of an instruc?, while a HOLD takes effect in the middle of an instruc?.


- The only up ping having higher priority than HOLD is the RESET pin

- The HLDA becomes active to indicate that the up has entered placed its buses at high-impedence states

- HOLD: DMA request input; HLDA: DMA grant output.

DMA read: Xfers data from memory to the I/O device (MRDC, IOWC) Lawillable DMA write: a n an I/O device u n memory (MWTE, IORC) and above

- Control signal generation in 8086/8088:



1	-JORE gets enabled with R when		
	To get activated		
	- mate gets actenabled with (w-to-)		
	when m gets activated		
	M/10	WIR	
	M	W-Do-	MWTE
	MY	YR	MRDE
	10	W-DO-	Towe
	To	R	TORE

3237 DMA controller

- A special-purpose up whose job is high-speed data xfer between men and I/o

- Pins of 8237:

- DREQ3 - DREGO: DMA request inputs (8237 is a four-channel device)

+ DACK3 - DACKO: DMA channel acknowledge

- HRB: HOLD request

- HLDA: Hold acknowledge

- EOP: End of Process; used to terminate a DMA process of to signal Atherend of a DMA xfer.

- Internal registers: Self study

Arithmatic Coprocessor

-8087, 80287, 80387×, --

- 80×87: Able to multiply, divide, add, subtract, szroot, partial tangent, partial arctangent, logaritums

- Data types: 16-, 32-, and 64-bit signed registers; 18-digit BCD data; and 32-, 64-, and 80-bit floating point numbers

- Operations performed by the 80x87 generally execute many times faster than equivalent operation written with the most efficient programs that we the up's normal instruct set.

- can operate concurrently with up

- lo processor instructs - escape (Esc) instructs: used by the up to generate a memory address for the eoprocessor so that the eoprocessor can execute

- Divided into two major sections: control unit and Numerie execu? unit. - Control unit: Interfaces the coprocessor to the up. Both monitor the instructs stream. Coprocessor executes it if it is an Esc. Instruer. Bo up executes if it is not.

- Numeric execu? unit: Eight-register stack for holding operands and results of an arithmatic instruct. Each register is 80-bit. It has a status register reflects overall operation of the coprocessor. "FSTSW AX" instruct" copies the status register to AX, which gives the only way to communicate with the up (\$0287 to above ...).

→ 80386 and 80486 Basics : Self study

> X = Std id Y. 2 or Y = Last (LSB) 3 digits of your std# if x=0; interface 80386 in such a way that there is 32 kx 16 EPROMS starting from your 2000 H, 64 K X 16 RAM starting from 2000 H, and 8 510 devices connected at ports starting from 84488H.

if X=1, interface 80486 in such a way that there is 32 KX16 EPROMS starting from 20 TOTH H, 64KX 16 RAM starting from 40 pp of H, and 8 I/O devices connected at consecutive porty starting from 104/188 H If of bits of in address is not shown in full in all the addresses