

## Direct Memory Access (DMA) <sup>L-5</sup>


①

- 3 forms of I/O: Basic, interrupt-processed, and DMA

Already covered

- DMA: Provides I/O a direct access to memory while the  $\mu P$  is temporarily disabled

- Applications: DRAM refresh, video displays for refreshing the screen, disk memory system read/write, etc.



- HOLD is sampled in the middle of any clocking cycle. As soon as the  $\mu P$  recognizes the hold, it stops executing  $\mu P$  and enters hold cycles.

- (\*) HOLD has a higher priority than INTR and NMI. Interrupts take effect at the end of an instruction, while a HOLD takes effect in the middle of an instruction.

- The only  $\mu P$  pin having higher priority than HOLD is the RESET pin


- The HLDA becomes active to indicate that the  $\mu P$  has entered placed its buses at high-impedance states

- HOLD: DMA request input; HLDA: DMA grant output.

- DMA read: Xfers data from memory to the I/O device ( $\overline{MRDC}$ ,  $\overline{IOWE}$ ) } available in 80186 and above

DMA write: " " " an I/O device " " memory ( $\overline{MWTC}$ ,  $\overline{IORE}$ )

- Control signal generation in 8086/8088:



-  $\overline{IORE}$  gets enabled with  $\overline{R}$  when  $\overline{IO}$  gets activated

-  $\overline{MWTC}$  gets activated with  $(W \rightarrow DO)$  when  $M$  gets activated

M/IO	W/R	Output
M	$W \rightarrow DO$	$\overline{MWTC}$
M	$\overline{R}$	$\overline{MRDC}$
$\overline{IO}$	$W \rightarrow DO$	$\overline{IOWE}$
$\overline{IO}$	$\overline{R}$	$\overline{IORE}$

## 8237 DMA Controller

- A special-purpose  $\mu P$  whose job is high-speed data xfer between mem and I/O

- Pins of 8237:

- DREQ3 - DREQ0: DMA request inputs (8237 is a four-channel device)

- DACK3 - DACK0: DMA channel acknowledge

- HRQ: HOLD request

- HLDA: HOLD acknowledge

- EOP: End of Process; used to terminate a DMA process or to signal the end of a DMA xfer.



-  $\overline{IOR}$ ,  $\overline{IOW}$ ,  $\overline{MEMR}$ ,  $\overline{MEMW}$ ,  $\overline{DB7-DB0}$ ,  $A7-A4$  ( $A3-A0$  also selects an: ②

internal register),  $\overline{CLK}$ ,  $\overline{CS}$ ,  $\overline{RESET}$ ,  $\overline{READY}$ , ...

- Internal registers: Self study

### Arithmetic Coprocessor

- 8087, 80287, 80387X, ...

- 80x87: Able to multiply, divide, add, subtract, sqrt, partial tangent, partial arctangent, logarithms

- Data types: 16-, 32-, and 64-bit signed <sup>Integers</sup> registers; 18-digit BCD data; and 32-, 64-, and 80-bit floating point numbers

- Operations performed by the 80x87 generally execute many times faster than equivalent operations written with the most efficient programs that use the  $\mu P$ 's normal instruction set.

- 80x87:

- Can operate concurrently with  $\mu P$

- Coprocessor instructions - escape (Esc) instructions: Used by the  $\mu P$  to generate a memory address for the coprocessor so that the coprocessor can execute a coprocessor instruction

- Divided into two major sections: control unit and Numeric execution unit.

- Control unit: Interfaces the coprocessor to the  $\mu P$ . Both monitor the instruction's stream. Coprocessor executes if it is an Esc. instruction. ~~the~~  $\mu P$  executes if it is not.

- Numeric execution unit: Eight-register stack for holding operands and results of an arithmetic instruction. Each register is 80-bit. It has a status register <sup>that</sup> reflects overall operation of the coprocessor. "FSTSW AX" instruction copies the status register to AX, which gives the only way to communicate with the  $\mu P$  (for 80287 to above ...).

⇒ 80386 and 80486 Basics: Self study

→  $X = \text{std id } Y.2$  ~~YYY~~ Last (LSB) 3 digits of your std #

~~if~~ if  $X=0$ , interface 80386 in such a way that there is 32Kx16 EPROMs starting from ~~20000H~~ ~~20000H~~, 64Kx16 RAM starting from ~~20000H~~ ~~20000H~~, and 8 I/O devices connected at <sup>consecutive</sup> ports starting from ~~80000H~~ ~~80000H~~.

if  $X=1$ , interface 80486 in such a way that there is 32Kx16 EPROMs starting from ~~80000H~~ ~~80000H~~, 64Kx16 RAM starting from ~~40000H~~ ~~40000H~~, and 8 I/O devices connected at consecutive ports starting from ~~100000H~~ ~~100000H~~.

↑ # of bits in address is not shown in full in all the addresses