


Interrupt

L-4

①

- An interrupt is a hardware-initiated procedure that interrupts whatever program is currently executing.
- Useful when interfacing with I/O devices that provide or require data at relatively low data transfer rates (for example the case of keyboard example in the last lecture)
- Two HW pins for requesting interrupt: INTR and NMI
- One HW pin for acknowledging interrupt requested by INTR: INTA
- S/W interrupts: INT, INTO, INT3, and BOUND [INTO and BOUND = Conditional]
- TWO flag bits: IF (Interrupt flag) and TF (Trap flag)
- A special return instruc~~t~~: IRET (or RET) in 80386, 80486, and Pentium 4
- Interrupt vector: Contains the (segment and offset) address of the interrupt service procedure

Interrupt vector table: Located in the first 1024 bytes of memory at address 000000H - 0003FFH. It contains 256 different 4 bytes int. vectors.



⇒ First 32 interrupt vectors: Reserved
⇒ Other 224 interrupt vectors: User int. vectors

→ Contains the starting address of int. service procedure.

- Examples of dedicated interrupts:
 - ⇒ Type 0: Divide error - Division overflow of divide by zero
 - ⇒ Type 1: Single-Step or Trap - Occurs after execution of each instruction if TF flag is set. Upon accepting this int., TF is cleared to execute the int. service procedure at full speed.
 - ⇒ Type 2: NMI - If 1 is placed on the NMI input pin; cannot be disabled
 - ⇒ Type 3: One-Byte interrupt - A special one byte instruc~~t~~ (INT3); often used to store a breakpoint in a program for debugging
 - ⇒ Type 4: Overflow - INTO instruc~~t~~ interrupts if an overflow condition exists as reflected by OF (Overflow flag)
 - ⇒ Type 5: BOUND - compares a register with boundary stored in memory.
If 1st word in mem \leq reg \leq 2nd word in memory, no interrupt occurs. Otherwise, an interrupt occurs.

- INT instruction: INT n instruction calls the interrupt service procedure that begins at the address represented in vector number n.
- ⇒ Ex: INT 80H or INT 128 calls int. service procedure whose address is stored in vector type number 80H (000200H - 000203H)
 - ↓ 80H x 4
 - ↓ 000200H + 3
 - # of bytes in an int. vector

⇒ Each INT instruction is stored in 2 bytes of memory - first byte for opcode, and the second byte for int. type number.

⇒ Only exceptⁿ: INT 3 - 1-byte instrucⁿ, used as breakpoint interrupt; It is 1 byte as it is easy to insert a 1-byte instrucⁿ into a program

⇒ IRET: Removes six bytes from the stack - 2 for IP, 2 for CS, and 2 for flags
→ Return address for an interrupt = Next instrucⁿ in the program

So " " " BOUND " : BOUND " itself, NOT the next instrucⁿ (exceptⁿ)

- Operation of a Real Mode Interrupt:
INT type # 0, 5, 6, 7, 8, 10, 11, 12, and 13

① Push flag registers in stack

*② Clear both IF and TF

③ Push CS (code segment register) in stack

④ Push IP (instrucⁿ pointer) in stack

⑤ Fetch the interrupt vector contents, and place into both IP and CS

so that the next instrucⁿ executes at the int. service procedure addressed by the vector.

- Operation of a Protected Mode Interrupt:

- Uses a set of 256 interrupt descriptors that are stored in an interrupt descriptor table (IDT). The IDT is 256×8 bytes (2KB) long, with each descriptor containing 8 bytes.

- The IDT can be located at any place of memory by IDT Address Register (IDTR)

- An entry in IDT:

Offset (A31-A16)		6	
P	DPL	0 1 1 1 0	4
Segment Selector		2	
Offset (A15-A0)		0	

- P bit: Present
- DPL bits: Privilege level of the interrupt

- Difference with Real mode: MP accesses IDT instead of Int. Vector Table (used in Real mode)

- Flag Register:

(FR)

15	14	13	I	T	S	Z	A	P	IE
11	10	9	8	7	6	5	4	3	2 1 0

- Clearing IF and TF: (2nd step in operat in Real Mode Int.)

- Set or clear IF: STI and CLI instructions

- Set or clear TF: No special instrucⁿ (Interrupt service procedures are shown below)

TRON PROC NEAR

PUSH AX ; Save Reg

PUSH BP

MOV BP, SP ; Get SP

MOV AX, [BP+8] ; Get flags from Stack **

OR AH, 1 ; Set TF

MOV [BP+8], AX ; Save flags

POP BP ; Restore reg

POP AX

IRET

TRON ENDP

TROFF PROC NEAR

PUSH AX

PUSH BP

MOV BP, SP

MOV AX, [BP+8]

AND AH, FEH ; clear TF


MOV [BP+8], AX

POP BP

POP AX

IRET

TROFF ENDP




Retrieved 6B
by IRET after returning

Hardware Interrupts

(3)

- NMI and INTR


- NMI: (+)ve edge triggered ($Q \rightarrow 1, \bar{S}$); After a positive edge, NMI must retain 1 until it is recognized by the CPU
- NMI is used for parity errors and other major system faults such as power failure (below).



- An optical isolator provides isolation from the AC power line.
- Output of the isolator is shaped by a Schmitt-trigger inverter to feed into 74LS122 monostable multivibrator. As long as AC power is applied, \bar{Q} remains at 1 having Q at 0.
- If power fails, 74LS122 no longer receives trigger pulses from 74ALS14. It makes Q go 1, interrupting the MP by NMI pin.
- The int. service procedure (not shown in figure) stores all contents of all internal registers and other data into a battery-backed-up memory.
- It is assumed that the system power supply has a large enough filter capacitor to provide energy for at least 75 ms after the AC power ceases.

- INTR and INTA

- INTR is level-sensitive (must be held 1 until recognized)
- INTR is set by an external event and cleared inside the interrupt service procedure. It is automatically disabled once it is accepted by the CPU and re-enabled by the IRET instruction at the end of the intr. service proc.
- The CPU responds to the INTR by pulsing the INTA output for receiving an intr. vector type number on the data bus D7-D0.



used to Lock peripheral off the system


} The first pulse signals external ckt that the INTR has been acknowledged, and to send its type # to the CPU. The second pulse tells the external ckt to put the type # on the data bus.

- Making the INTR input Edge-triggered:


→ INTR is converted to edge-triggered input by using a D-FF.

→ Clock serves the edge-triggered INTR input, and clear input (bottom of FF) is used to clear the request when INTA is output by the CPU.


→ RESET initially clears the FF so that no interrupt is requested during first powering on.




- A simple ckt to apply a fixed intr. vector type number FFH (always)



- Using a 3-state buffer (74ALS244) for INTA to place a vector type number 80H in response to INTA pulse (1 intr. type#)




- Using 74ALS244 to expand to accommodate up to 7 intr. if input




IR6	IR5	IR4	IR3	IR2	IR1	IR0	Vector
1	1	1	1	1	1	0	FEH
1	1	1	1	1	0	1	FDH
1	1	1	1	0	1	1	FBH
1	1	1	0	1	1	1	F7H
1	1	0	1	1	1	1	EFH
1	0	1	1	1	1	1	DFH
0	1	1	1	1	1	1	BPH

- If two or more intr. requests inputs are activated simultaneously, a new vector is generated. For example, if $\overline{IR1}$ and $\overline{IR0}$ are activated simultaneously, the vector generated is FCH. Here, priority needs to be resolved at FCH (if $\overline{IR0}$ is the higher priority, then its vector address needs to be stored at FCH).
- Thus, 2^7 ($= 128$) loca?ns must be used to accommodate all possible cond?ns of the seven intr. request input.
- Wasteful

- Solution to the wasteful extension using 74ALS244: Daisy-chained Interrupt
- Requires only one interrupt vector
- The task of determining priority is left to the intr. service proc.
- Idea: Remove the INTR generation logic to s/w (in intr. service proc.)
 - Requires additional s/w execu? time, but, much better in general



- 8259A (Programmable Interrupt controller): Enables further extension
 - Adds eight vectored priority encoder interrupts to the μ p
 - Can be expanded to accept up to 64 interrupt requests without additional h/w. This expansion requires a master 8259A and eight 8259A slaves.
 - Pins of 8259A
 - D7-D0: Bidirectional data conn?
 - IR7-IRO: Interrupt requests; used to request an interrupt and to connect to a slave in a system with multiple 8259A
 - CAS2-EASO: Cascade lines; used as outputs from the master to the slaves. This bus acts like chip selects to slave during INTA sequences.
 - A0: Selects different command words within 8259A
 - SP/EN: (Slave program/Enable buffer) - a dual funct? pin. In buffered mode, it controls the bus transceiver. In non-buffered mode, it programs the device as a master (1) or a slave (0)



⇒ Command words :


① Initialization command words (Iew) : programmed before 8259A is able to funcⁿ and it these dictate basic operations of the 8259A.

- Four Iews: Iew1, Iew2, Iew3 (Required only in cascading mode), and Iew4 (used in 8086 - Pentium 4; NOT used in 8085).

② Operation Command Words (ocw) : used to direct the operation of 8259A once it is programmed with Iew's.

→ Three OCWs.

→ Details of CWs : Self study (have an idea on them)



0-FF	0-FF
0	0-FF
3-FF	2-FF
127	127
255	255
383	383
511	511
639	639
767	767
995	995

AP255

work direction as local, serial 2050 and 0243-0343
gives 0243 and 0343, create set of return set

return set AT&T parallel mode pt. 0243

AP755 initial return direction parallel mode : 0A

return direction : 0E, dir. control bus - (return direction from going mode) : 0110

return direction : return direction mode and set direction to

(0) mode or 01 (1) return as no activity