


## Memory Interface

- 4 common types of memory: read-only memory (ROM), flash memory (EEPROM), static random access memory (SRAM), and dynamic random access memory (DRAM).
- Pin connections common to all memory devices: address inputs, data outputs (input/output), some type of selection input, and at least one control input used to select a read or write operation.



### Control connections:

ROM → only one control input ( $\overline{OE}$  or  $\overline{G}$ )  
 (Output Enable) (Gate)


RAM → One ( $R/W$ ) or two ( $\overline{WE}/\overline{W}$  and  $\overline{OE}/\overline{G}$ ) control input  
 do not get activated at the same time

## ROM Memory (nonvolatile memory)

- Permanently stores programs and data that are resident to the system and must not change when power supply is disconnected (permanently programmed).
- EPROM (Erasable Programmable ROM): programmed using a device called EPROM programmer; erasable if exposed to high-intensity UV light for about 20 minutes or less.
- PROM (Programmable ROM): programmed by burning open tiny Ni-chrome Ni-chrome or silicon oxide fuses; once programmed, it cannot be erased.
- Read Mostly Memory (RMM) or flash memory or EEPROM (Electrically Erasable Programmable ROM) or EAROM (Electrically Alterable ROM) or NORV RAM (Non volatile RAM): electrically erasable, however, needs more time to erase than a normal RAM.

⇒ Delays in operation of an EPROM:

$t_{ACC}$ : Address to output delay;  $t_{CO}$ : Chip select to Output Output delay  
 $t_{AH}$ : Address to Output hold;  $t_{DF}$ : Chip Deselect to Output float



Timing Diagram of EEPROM

### Static memory or Static RAM (SRAM) or Volatile memory


- Retain data as long as DC power is applied (no data without power)
- Difference between ROM and RAM: RAM → written under normal operation; ROM → programmed outside the computer and is normally read.

### Dynamic RAM (DRAM)

- DRAM is essentially same as SRAM, except that it retains data for only 2 or 4 ms on an integrated capacitor
- After 2 or 4 ms, the contents of DRAM must be completely rewritten (refreshed) because the capacitors (which stores logic 1/0), lose their charges.
- Refreshing also occurs during a write, a read, or during a special refresh cycle.
- Have much larger sizes compared to SRAM. Its obvious disadvantage is requirement of many address pins. To reduce the number of address pins, the address inputs are multiplexed.
- Example of multiplexed address pins: 64K X 4 DRAM

G	1	18	VSS
D81	2	17	D84
D82	3	16	CAS
W	4	15	D83
RAS	5	14	A0
A6	6	13	A1
A5	7	12	A2
A4	8	11	A3
VDD	9	10	A7

A0-A7: Address Inputs  
 CAS: Column Address Strobe  
 D81-D84: Data-In/Data-Out  
 G: Output Enable  
 RAS: Row Address Strobe  
 VDD: +5V Supply  
 Vss: Ground  
 W: Write Enable




⇒ Here, for 64K, 16 address pins are required; However, 8 address pins are used through multiplexing.

- At first, A0-A7 are stored in internal row latch as row address through enabling RAS
- Next, A8-A15 are stored in internal column latch as column address through enabling CAS

⇒ Address multiplexer of  $64K \times 4$

(3)



→ If  $\overline{RAS}$  is 0, then the A pins ~~are~~ get connected and A0-A7 are stored in Internal Row Address latch.


⇒ The Internal Row Address latch is edge triggered, and therefore, the row address gets captured into the latch before the address changes to column address.

→ If  $\overline{RAS}$  is 1, then the B pins ~~are~~ get connected and A8-A15 are stored in Internal Column Address latch.

### Address Decoding

- Decoding address sent from MP is necessary, as without it, only one memory device can be connected to a MP.
- Another reason of decoding is possible mismatch <sup>(or difference)</sup> between the # of address connections in MP and memory
- Example: A 2Kx8 EPROM (2716) has 11 address pins, whereas the MP 8088 has 20 address pins.


⇒ Simple NAND Gate Decoder:



→ Here, the 2K EPROM is decoded at memory address locations FF800H - FFFFFH. (The FF8 corresponds to 1's in nine left position)


- In such a decoding, one NAND Gate Decoder selects one 2K EPROMing out of many 2K EPROMs that appear in 1M address space
- The obvious disadvantage is that each EPROM needs one NAND gate decoder

⇒ 3-to-8 Line Decoder (74LS138)



⇒ Input: Enable = 001 and Selection input (cBA) = n  
Output: nth output = 0, all rest outputs = 1

⇒ Input: Enable ≠ 001  
Output: all outputs = 1




$\rightarrow A_{16}-A_{19}$  must have 1 for activating 74138; Therefore, all addresses begin with 'f' at the left

→ \$ Eight 2764 EPROMs (each 8Kx8), having 13 address pins) are decoded & over address space F0000 H - FFFFFH ( $64\text{K} \times 8$ ).

$\Rightarrow$  PROM Address decoder:

- Bipolar PROM is used because of its larger number of input connections which reduces the number of other circuits required in the decoding system

- Example: 825147 (512 x 8) PROM has 10 input connections and 8 output connections. Among the input connections 9 are used for ~~mer~~ internal memory addressing (of PROM) with one control (G1) input.



 - Here, the control input ( $\overline{G}$  or  $\overline{EE}$ ) must be grounded, as if this PROM's outputs float to their high-impedance state, one or more of the EPROMs might be selected by noise impulse in the system (\*\*)

#### - Programming pattern of the PROM

- Main advantage of using a PROM: address map is easily changed (5)
- As the PROM comes with all the locations programmed as logic ~~1~~, only eight of the 512 locations must be programmed.


## ⇒ PLD Programmable Decoders:

- There are three Programmable Logic Devices (PLDs) that function in the same manner: PLA (Programmable Logic Array), PAL (Programmable Array Logic), and GAL (Gated Array Logic).
- These devices can be programmed by blowing fuses to establish connections.
- The decoding ckt using a PLD is similar as that with a PROM, where the PROM gets replaced by the PLD (programmed with the logic representing the input-output pattern to be realized by PROM)
  - [showed in a table in the last decoding technique]
  - No control or selection logic is required here

## 8088 and 80188 (8-bit) Memory Interface

- Examples presented here pertain to minimum mode ( $\mu P = 20$  address pins, 8 data pins, and 3 control signals consisting  $IO/M$ ,  $RD$ , and  $WR$ ).

## ⇒ Interfacing EPROM to the 8088:




- EPROM 2732 has a memory access time of 450 ns. 8088 operates with 5 MHz clock allowing 400 ns for the memory to access data. However, as decoder's added time delay is 12 ns, it is impossible for the memory to function with the ~~40~~ 460 ns delay. Therefore, generating a signal for inserting WAIT states is required.

- Each extra wait state adds 200 ns (1 clock cycle) making a total of 660 ns for the EPROM to access data.
- The 4 address space (F8000H - FFFFFFFH) includes the upper 32K bytes of memory containing FFFF0H, where 8088 starts executing instructions after a hardware reset. FFFF0H location is often called

the # "cold start" location. S/W stored at FFFF0H location  
~~would~~  
 contain a JMP instruction at FFFF0H that jumps  
 to FB000H so the remainder <sup>of the</sup> program can execute.


⇒ Interfacing RAM to the 8088!



- Most RAMs do not require wait states.
- Interrupt vectors (often modified by slow packages) reside in RAMs
- In the example, 16 62256 (32Kx8) static RAMs are interfaced to 8088 beginning at memory location 00000H, to 7FFFFH (512KB). Here, two decoders select from 16 different RAM components and a third to select the other decoders for appropriate memory section.
  - U4 selects the other two decoders. U3 selects addresses beginning with 00 and U9 selects addresses beginning with 01. Extra pins of U4 remain for future extension.
  - All address, data, control ( $\overline{RD}$  and  $\overline{WE}$ ) are buffered. Buffering is important when many devices appear in a single system. Excessive load without buffering can cause logic 0 output to rise above 0.8V, maximum allowed in a system.



### $\Rightarrow$ Interfacing flash Memory:

- Flash memory requires 12V programming voltage to erase or write new data. The 12V can be available either at the power supply or through 5V-to-12V converter.



- 28F400 can be used either as a 512Kx8 or as a 512Kx16 memory device. For interfacing with 8088, it is used as 512Kx8.
- New pins in flash memory compared to SRAM: i) VPP, which is connected to 12V for erase and programming; ii) PWD, which selects power-down mode when a logic 0 is applied and is also used for programming; iii) ~~OE~~ and iv) ~~WE~~ BYTE, which selects byte (0) or word (1) operation.
- Pin DQ15 functions as the least-significant address input when operated in the byte mode.
- Flash memory is much slower than SRAM (can need around  $10^7$  times more time).
- The single decoder (74LS139) uses address connection A19 and IO/M as inputs. (location in the example: 80000H - FFFFFH).

## Parity for memory error detection



- Example shows 64Kx8 static RAM using two 62556 (32Kx8) SRAMs having a parity bit stored in 6287 (64Kx1) SRAM generated (parity generated) by 74AS280.
- Decoded memory space is at 80000H - 8FFFFH.
- As I of U6 is grounded, a 1 is stored in parity RAM if an even # of 1's appear in data bus (connected to A-H). Thus, including the stored parity bit, an odd # of parity is stored for each byte.
  - Parity SRAM: No  $\overline{OE}$  connection for RD; It reads data from output pin when selected ( $\overline{CE}$  is enabled) and writes data when selected with  $\overline{WE}=0$ .
- If overall parity is odd, (everything is correct), the even parity output of U7 is 0.
- If any bit of info read from the memory changes for any reason, the even output of U7 will become logic 1. The parity output is connected to 8088's NMI input.
- Data read from the memory are settled to the final state before an NMI input (error detection) occurs through being timed by a D flip flop.
  - The D FF latches output of the parity checker (U7) at the end of an RD cycle on the memory.


## Error Correction

- 74LS636: An 8-bit error correction and detection circuit that corrects any single bit memory read error and flags any 2-bit error.

- Corrects errors by storing five parity bits with each byte of memory data.
- If more than two bits are in error <sup>(rarely happened)</sup>, the circuit may not detect it.
- Whenever a memory component fails completely, its bits are all high or all low. In this case, the circuit flags the processor with a multi-bit error detection.
- 8 data pins, 5 check bit pins, 2 control inputs (S0 and S1), and 2 error outputs (Single Error Flag - SEF and Double Error Flag - DEF).

S0	S1	function	SEF	DEF
0	0	Write check word	0	0
0	1	Correct data word	*	*
1	0	Read data	0	0
1	1	Latch data	*	*


\*: These levels are determined by the type of error.



- When a single error is detected, the 74LS636 goes through an error correction cycle: it places 01 on S0 and S1 by causing a wait and then a read following error correction.
- Difference in connection in memory component: S1 is grounded, which enables data to be accessed from memory before RD goes low.
- On the next negative edge of the clock after an RD, the 74LS636 checks SEF. If a single bit error is detected, a correction cycle causes the single-bit error to be corrected. If a double-bit error is detected, DEF generates an NMI.

## 8086, 80186, 80286, and 80386 (16-bit) memory interface


- 80286 / 80386: 24-bit address bus; MRD<sup>E</sup> and MW<sup>T</sup> instead of RD and WR
- These MPs must be able to write data to any 16-bit or 8-bit location. Therefore, the 16-bit data bus must be divided into two separate sections (banks), which are 8-bit wide.



BHE	BLE (AO)	functions
0	0	Both banks are enabled for a 16-bit transfer.
0	1	High bank is enabled for an 8-bit transfer.
1	0	Low    n    n    n    n    n    n
1	1	No bank is enabled

- Bank selection is accomplished in two ways: (1) a separate write signal is developed to select a write to each bank (~~least~~ costly), or (2) separate decoders are used for each bank.


### Separate Bank Decoders




- Two 74LS138 decoders are used to select 64 K RAM for 80386SX MP (24-bit addr).
- An enable pin (G2A) of ~~U2~~ is enabled by ~~BLE~~ (AO) and of ~~U3~~ is enabled by ~~BHE~~.
- ~~U2~~ controls enabling the low bank and ~~U3~~ controls enabling the high bank.
- Decoded memory location range is 000000H - OFFFFFH (1M).
- A0 (or ~~BLE~~) from the MP is not connected to the memory to ensure having separate memory addresses (odd or even) in separate banks. If it would be connected to the memory address pin, then half of the memory will be wasted.  
[A0 is NOT even a pin in 80386SX MP]

### Separate Bank Write Strobes

- Generation of separate 8086 write strobes for memory: WR combines with A0 for low bank selection (LWR), and BHE for high bank selection (HWR)
- For 80286/80386: MWTE is used instead of WR



- Why not also generate read stroke for each memory bank?: It is usually unnecessary as 8086, 80286, 80386 MPs read only the byte of data they need at any given time ignoring the other parts without causing any problem.
- Example: 16-bit memory stored at locations 060000H - 06FFFFH for 80286 or 80386 MP using PAL



PAL logics:

$$\overline{ES} = \overline{A_{23}} \cdot \overline{A_{22}} \cdot \overline{A_{21}} \cdot \overline{A_{20}} \cdot \overline{A_{19}} \cdot A_{18} \cdot A_{17} \cdot \overline{A_{16}}$$


$$LWR = \overline{MWTC} \cdot \overline{A_0}$$

$$HWR = \overline{MWTC} \cdot BHE$$

- Extend this concept of separate banking: all subsequent designs up to Section 10-6  
(\* Self Study.)

- Example: A memory system for 8086 containing 64K byte EPROM and 128K byte SRAM


In Book { four 27128 EPROMs (16Kx8) composing 32Kx16 bit memory at location F0000H-FFFFFH and four 62256 SRAMs (32Kx8) composing 64Kx16 bit memory at location 00000H-1FFFFH  
(\* Even though the memory is 16 bit wide, it is still numbered in bytes)  
Actually should be: EPROM  $\rightarrow$  00000H - 0FFFFH  
RAM  $\rightarrow$  E0000H - FFFFFH



- $\overline{RD}$  is connected to all  $\overline{OE}$  output inputs (enabling all 16 bits is okay while reading)
- $\overline{LWR}$  and  $\overline{HWR}$  are connected to different banks of RAM. Here, for writing, 16-bit  $\overline{OE}$  8-bit does matter. For 16-bit writing, both  $\overline{LWR}$  and  $\overline{HWR}$  go low; for 8-bit writing either of them goes low. ( $\overline{LWR}$  and  $\overline{HWR}$  can be obtained from  $\overline{WR}$ ,  $\overline{BHE}$ , and  $\overline{AO}$  as shown earlier; Besides, such writing is not needed for EEPROM)
- A 74LS139 (dual 2-to-4 decoder) is used to select EEPROM with one half and RAM with the other half. It decoded memory ~~into~~ 16-bit wide (not 8-bit).
- EEPROM's decoder signal is sent to 8086 wait state generator.

### DRAM

- Needs to be refreshed periodically in each 2-4 ms, as data is stored on capacitors that lose their charges within a short period of time. It also needs address multiplexing.
- Any read or write automatically refreshes an entire section of the DRAM.
- Refresh cycles are done by a read, ~~or~~ a write, or a special refresh cycle that doesn't read or write. The refresh cycle is internal to DRAM and accomplished when other memory components operate. (also called hidden refresh, transparent refresh, or cycle stealing)
- DRAM's internal organization contains ~~a~~ series of rows and columns. A  $256K \times 1$  DRAM has 256 columns, each containing 256 bit; or row organized organized into four sections of 64 K bits each.
- Whenever a memory location is addressed, the column address selects a column (or internal memory word) of 1024 bits



- ① - Decoder is an 8-line to 256-line decoder
- ② - Multiplexor is 256 line to 1 line
- ③ - Multiplexor is 4 to 1 line

Data flow: Row address of 8 bits → Decoder → 1 row address is applied to 4 sections

→ for refreshing 256 rows in 4ms, refresh cycle is  $15.6\mu s$

→ for 8086/8088 (for example), clock rate is 5 MHz with 800ns for rd/wr

So, 1 rd/wr  $\approx 800\text{ ns}$  and 1 refresh cycle  $\approx 15.4\mu s$

$$\text{So, 1 refresh cycle } \approx \frac{15.4\mu s}{800\text{ ns}} = 19 \text{ rd/wr}$$

So, loss of 5% computer time  $\Rightarrow$  small price

(1/19)

1 bit data output ←  
from the MUX

256 × 4 bit inputs to 4 multiplexors  
+  
Column address of 8 bits to multiplexor  
+  
Four 1bit data from 4 multiplexor  
+  
2 higher address bits to MUX

### EDO Memory:

- A slight modification to DRAM to have EDO (Extended Data Output) DRAM.
- Any memory <sup>access</sup> refresh, including a refresh, stores the 256 bits selected by RAS into latches.
- These latches hold the next 256 bits of information, so that data becomes available without wait state in case of sequential execution.
- Increases system performance by 15-25%.


### SDRAM (Synchronous Dynamic RAM)

- At the beginning of read/write, it behaves like a standard RAM with the same # of wait states.
- Subsequent (second, third, and fourth) accesses need one clock cycle each.
- Therefore, to read four 64-bit numbers, a total of 3 (for 1st access) + 1 + 1 + 1 = 6 clock cycles are required. For DRAM, it is 3 + 3 + 3 + 3 = 12 clock cycles (for next 3 access).
- 10x performance increase over EDO

### DRAM controllers

- Performs address multiplexing and generation of DRAM control signals
- Example: 82C08 - contains an address multiplexer to multiplex any 18-bit address onto 9-bit address connections for 256K memory. It generates CAS and RAS for DRAM. These signals are developed internally by CLK, S1, and S2. It takes S1 and S0 as its RD or WR inputs. These AACK/ZACK provides an acknowledge output that is used to indicate ready cond? of Mps (normally connected to READY of the MP)

→ Example 82C08 connected to a series of four <sup>four</sup> 256 kx8 bit memory modules comprising 1M.



- 82C08 is connected to a series of four 256 kx8 bit mem
- U3 and U5 form the high bank, and U4 and U6 form the low bank
- PAL16L8 combines  $\overline{WE}$  and A0 to generate write signals for U4 and U6; it combines  $\overline{WE}$  and  $\overline{BHE}$  to generate write signals for U3 and U5.
- PAL also develops the controller selection signal ( $\overline{PE}$ ) by combining M/I/O and other address lines A20-A23.
- Memory locations 000000H - DFFFFFH.
- A19 selects the <sup>(not higher)</sup> upper bank (U3 and U4) or the lower bank (U5 and U6) through the BS (Bank Select) input to 82C08.
- PAL logic!

$$\overline{HWR} = \overline{BHE} \cdot \overline{WE}$$

$$\overline{LWR} = \overline{A0} \cdot \overline{WE}$$

$$\overline{PE} = \overline{A20} \cdot \overline{A21} \cdot \overline{A22} \cdot \overline{A23} \cdot M/I/O$$