Content

Semiconductor

PN Junction

MOSFET & Advanced FET

CMOS Inverter

Classification of Solids

Metal



Current cannot be controlled Always ON

Semiconductor




Controlled conduction


Insulator




No conduction at all!
Always OFF




Periodic table






2, 8, 4

Crystal Structure: Si



- Diamond Structure Covalent Bonds.
- Si, Ge.
- Each atom has 4 nearest neighbors.
- When freed from a covalent bond, an electron leaves a hole behind


Crystal Structure: GaAs



- Zinc-Blende Structure: Covalent + Ionic Bonds
- GaAs, InAs, InP, ZnTe, ZnSe, ...

- Ga: group III
- As: group IV


Carrier Density of Semiconductor




 $k_{\rm B}$: Boltzmann constant

Acceptor vs Donor

Intrinsic(extrinsic) semiconductor: a material without(with) impurity atoms



Donor: an impurity easily donate an electron to the conduction band.



Acceptor: an impurity easily donate a hole to the valence band.

Content


Semiconductor


PN Junction

MOSFET & Advanced FET

CMOS Inverter


PN Junction (Diode)





Circuit symbol


PN Junctions – Equilibrium





• As free electrons and holes diffuse across the junction, a region of fixed ions is left behind, known as the depletion region.

PN Junctions – Equilibrium


• E_F have to be the same at thermal equilibrium








Current Flow: Reverse Bias




n

Current Flow: Forward Bias



• Forward bias causes an exponential increase in the number of carriers which has sufficient energy to overcome the barrier.



Content

Semiconductor


PN Junction


MOSFET & Advanced FET

CMOS Inverter

MOSFET








- NMOS
- Body connected to GND

- PMOS
- Body connected to $V_{\rm DD}$


Complementary MOS (CMOS)

• CMOS process requires that both NMOS and PMOS transistors be built in the same silicon material




Dual-well CMOS process

MOSFET under bias ∨=0H V>0. EV **Source** Gate **Drain** Accumulation of electrons n type Polysilicon Gate Silicon dioxide Oxide Positive p+ p+ voltage applied n Accumulation




Depletion

Body




MOSFET in the ON state

Drains




- Hole accumulation
- Hole can flow under $V_{DS} < 0$




- Electron accumulation
- Electron can flow under $V_{DS} > 0$

MOSFET I-V



Gradual Channel Model



• Drift current at *y*:

- Gradual channel approximation: current only flow along the channel length.
- Let $Q_{inv}(y)$ be the total mobile electron charge at the position y of the surface inversion layer.
- $C_{ox} \equiv \varepsilon_{ox}/t_{ox}$: capacitance per unit area presented by the gate oxide

$$Q_{\text{inv}}(y) = C_{\text{ox}}[V_{\text{GS}} - V_{\text{T}} - V(y)]$$

$$J(y) = -nev = -[Q_{inv}(y)/t_{inv}(y)] \cdot v(y)$$

$$I(y) = J(y)A(y) = J(y)Wt_{inv}(y) = -WQ_{inv}(y)v(y)$$

• Carrier drift velocity at *y*:

$$v = -\mu_{\rm n} E = \mu_{\rm n} dV(y) / dy$$

Gradual Channel Model

• Current Continuity Condition $I(y) \equiv I_{DS}$

$$I_{DS} = WQ_{inv}(y)v(y) = WQ_{inv}(y)\mu_n \frac{dV(y)}{dy}$$

$$I_{DS} = \mu_n WC_{ox}[V_{GS} - V_T - V(y)]dV(y) / dy$$


• Integrating from source to drain:

$$\int_{0}^{L} I_{DS} dy = \int_{0}^{V_{DS}} \mu_{n} W C_{ox} [V_{GS} - V_{T} - V(y)] dV(y)$$

MOSFET Drain Current Equation (V_{DS} < V_{GS} – V_T)

$$I_{\rm DS} = \mu_{\rm n} C_{\rm ox} \frac{W}{L} [(V_{\rm GS} - V_{\rm T}) V_{\rm DS} - \frac{V_{\rm DS}^2}{2}]$$

What Happens when $V_{DS} = V_{GS} - V_{T}$?




- The free electrons in the channel are swept into the drain under the E field in the depletion region.
- The current does not increase anymore.

$$I_{\rm DS} = \mu_{\rm n} C_{\rm ox} \frac{W}{L} [(V_{\rm GS} - V_{\rm T}) V_{\rm DS} - \frac{V_{\rm DS}^2}{2}]$$


$$V_{\rm DS} = V_{\rm GS} - V_{\rm T}$$

$$I_{\text{DSAT}} = \frac{\mu_{\text{n}} C_{\text{ox}}}{2} \frac{W}{L} (V_{\text{GS}} - V_{\text{T}})^2$$




 $I_{\rm D}$ is independent of $V_{\rm DS}$

FinFET: 2D to 3D transistor




- A fin field-effect transistor (FinFET) is a multigate device built on a substrate where the gate is placed on two, three, or four sides of the channel or wrapped around the channel.
- It is the basis for modern nanoelectronic semiconductor device fabrication. Microchips utilizing FinFET gates first became commercialized in the first half of the 2010s, and became the dominant gate design at 14 nm, 10 nm and 7 nm process nodes.
 - 2004, Samsung, 90 nm DRAM.
 - 2011, Intel, 22 nm Tri-Gate FinFET used in Ivy Bridge microarchitecture.
 - 2013, SK Hynix, 16 nm process
 - 2017, TSMC, 7 nm process
 - 2018, Samsung 5 nm

Subthreshold conduction





$$S = n \left(\frac{kT}{q}\right) \ln(10)$$



- The onset of strong inversion means that ample carriers are available for conduction, but by no means implies that no current at all can flow for $V_{GS} < V_{T}$.
- We would prefer the current drop as fast as possible once the $V_{\rm GS}$ falls below $V_{\rm T}$. The slope factor S (mV/decade), which measures by how much $V_{\rm GS}$ has to be reduced for $I_{\rm D}$ to drop by a factor of 10.
- An ideal transistor has n = 1 and $(kT/q)\ln(10)$ evaluates to 60 mV/decade at room temperature. This value is limited by the thermal distribution of electrons (Boltzmann tyranny).

TFET






- The basic tunneling FET (TFET) structure is similar to a MOSFET except that the source and drain terminals of a TFET are doped of opposite types
- At sufficient gate bias, the conduction band of the intrinsic region aligns with the valence band of the P region. Electrons from the valence band of the p-type region tunnel into the conduction band of the intrinsic region and current can flow across the device.
- As the gate bias is reduced, the bands becomes misaligned and current can no longer flow.
- TFETs switch by modulating quantum tunneling through a barrier, thus they are not limited to 60 mV/decade of current at room temperature.

Negative capacitance FET





- A negative capacitance field-effect transistor (NC-FET) adds a thin-layer of ferroelectric (FE) material to the existing gate oxide of a MOSFET.
- By parallelly connecting FE layer and semiconductor channel, the change of surface potential $\mathrm{d}\Psi_\mathrm{S}$ can be larger than change of gate bias $\mathrm{d}V_\mathrm{G}$, making it possible to break the limitation of Boltzmann distribution.

Content

Semiconductor


PN Junction

MOSFET


CMOS Inverter

The CMOS Inverter


Schematic





Symbol




The CMOS Inverter










Inverter Voltage-Transfer Characteristic (VTC)



Recommand Reading

- [1] Chapter 1, 4-11 of Semiconductor physics and devices basic principles, 4th, Neamen
- [2] Introduction to quantum mechanics 2th, David J. Griffiths
- [3] Solid State physics, Neil W. Ashcroft, N. David Mermin
- [4] Introduction to Solid State Physics, Charles Kittel
- [5] The Oxford Solid State Basics, Steven H. Simon
- [6] Semiconductor physics and devices, Neamen
- [7] 半导体物理学, 刘恩科
- [8] Circuit analysis
- [9] Digital Fundamentals, Thomas L Floyd
- [10] Digital Integrated Circuits, A design Perspective, Rabaey
- [11] Design of Analog CMOS Integrated Circuits, Behzad Razavi