ShanghaiTech University

EE 115B: Digital Circuits


Fall 2022

Lecture 21

Hengzhao Yang December 20, 2022

VHDL code for Moore FSMs

- Design input: state diagram
- Example: "11" sequence detector



Moore type: code 1

LIBRARY ieee: USE ieee.std_logic_1164.all; TYPE keyword ENTITY simple IS User-defined signal type PORT (Clock, Resetn, w STD_LOGIC: : IN : OUT STD_LOGIC); Name: State_type END simple; Values: A, B, C ARCHITECTURE Behavior OF simple IS TYPE State_type IS (A, B, C); Signal y SIGNAL y : State_type ; 9 BEGIN Type: State_type PROCESS (Resetn, Clock) 11 Describes FSM state 12 BEGIN IF Resetn = '0' THEN 13 Takes values (A, B, C) 14 $y \ll A$; 15 ELSIF (Clock'EVENT AND Clock = '1') THEN Initial state A by Resetn 16 CASE y IS WHEN A =>17 CASE statement 18 IF w = '0' THEN 19 $y \ll A$; State transitions 20 **ELSE** 21 $v \le B$:

22


END IF:

Moore type: code 1 (continued)

23 WHEN B = > WHEN statement 24 IF w = '0' THEN 25 $y \le A$; Output expression ELSE 26 Summary 27 $y \ll C$; END IF: 28 One signal (y) for state 29 WHEN C =>30 IF w = '0' THEN One PROCESS block 31 $y \ll A$; 32 ELSE 33 $y \ll C$; 34 END IF: 35 END CASE: 36 END IF: 37 END PROCESS: 38 $z \le 1'$ WHEN y = C ELSE '0'; **END Behavior:**

Moore type: code 1, simulation results

Signal y: state



Moore type: code 2

• Same ENTITY

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;

3 ENTITY simple IS
4 PORT (Clock, Resetn, w : IN STD_LOGIC;
5 z : OUT STD_LOGIC);
6 END simple;

- Two signals for state
 - Present state: y_present
 - Next state: y_next
 - Same type: State_type
 - Same values: A, B, C


ARCHITECTURE Behavior OF simple IS TYPE State_type IS (A, B, C); SIGNAL y_present, y_next: State_type;

Two PROCESS blocks

Moore type: code 2 (continued)

BEGIN

- PROCESS 1
 - Next-state expressions
 - Left combinational circuit



```
PROCESS (w, y_present)
BEGIN
    CASE y_present IS
        WHEN A =>
            IF w = '0' THEN
                 y_next <= A;
             ELSE
                 y_next <= B;
            END IF:
        WHEN B =>
            IF w = '0' THEN
                y_next <= A;
            ELSE
                 y_next <= C;
            END IF:
        WHEN C =>
            IF w = '0' THEN
                 y_next <= A;
             ELSE
                 y_next <= C;
             END IF:
    END CASE:
END PROCESS:
```

Moore type: code 2 (continued)

- PROCESS 2
 - State update
 - Sequential circuit

```
PROCESS (Clock, Resetn)

BEGIN

IF Resetn = '0' THEN

y_present <= A;

ELSIF (Clock'EVENT AND Clock = '1') THEN

y_present <= y_next;

END IF;

END PROCESS;
```

WHEN statement

```
z <= '1' WHEN y_present = C ELSE '0';
END Behavior :
```

- Output expression
- Right combinational circuit

Moore type: code 3

- Code 1 and 2
 - Automatic state assignment
 - Type of state signals (y, y_present, y_next): user-defined (State_type)
- Code 3
 - Manual (explicit) state assignment
 - Type of state signals: standard (std_logic_vector)

Moore type: code 3 (continued)

LIBRARY ieee ;

ENTITY simple IS

END simple;

USE ieee.std_logic_1164.all;

PORT (Clock, Resetn, w: IN STD_LOGIC;

: OUT STD_LOGIC);

- State assignment
 - A: 00, B: 01, C: 11
- State signals
 - y_present, y_next: 2-bit vector
 - States and values: A="00", B="01", C="11"
 - State is defined as CONSTANT
 - Operator for CONSTANT value assignment: ":="

```
ARCHITECTURE Behavior OF simple IS

SIGNAL y_present, y_next: STD_LOGIC_VECTOR(1 DOWNTO 0);

CONSTANT A: STD_LOGIC_VECTOR(1 DOWNTO 0) := "00";

CONSTANT B: STD_LOGIC_VECTOR(1 DOWNTO 0) := "01";

CONSTANT C: STD_LOGIC_VECTOR(1 DOWNTO 0) := "11";
```

Moore type: code 3 (continued)

- PROCESS 1 (right)WHEN OTHERS
 - Covers unused values
- PROCESS 2 (left)
- Output (left)

```
PROCESS ( Clock, Resetn )

BEGIN

IF Resetn = '0' THEN

y_present <= A;

ELSIF (Clock'EVENT AND Clock = '1') THEN

y_present <= y_next;

END IF;

END PROCESS;

z <= '1' WHEN y_present = C ELSE '0';

END Behavior;
```

```
BEGIN
   PROCESS (w, y_present)
   BEGIN
       CASE y_present IS
           WHEN A =>
               IF w = '0' THEN y_next <= A;
               ELSE y_next <= B;
               END IF:
           WHEN B =>
               IF w = '0' THEN y_next <= A;
               ELSE y_next <= C;
               END IF:
           WHEN C =>
               IF w = '0' THEN y_next <= A;
               ELSE y_next <= C;
               END IF;
           WHEN OTHERS =>
               y_next <= A;
       END CASE:
   END PROCESS:
```

Mealy FSM

- Sequence detector
 - Circuit has one input (w) and one output (z)
 - All changes occur at positive clock edges
 - Operation: z=1 in the same clock cycle when the second occurrence of w=1 is detected; z=0, otherwise

Clock cycle: w:	t ₀	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
Z:	0	0	0	0	1	0	0	1	1	0	0

Comparison: Moore FSM


- Design specifications (problem statement)
 - Circuit has one input (w) and one output (z)
 - All changes occur on positive clock edges
 - Operation: z=1 if w=1 during two immediately preceding clock cycles; z=0, otherwise

Clock cycle: w:	t ₀	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t8	t9	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
Z:	0	0	0	0	0	1	0	0	1	1	0

State diagram


States

- State A (starting state): when a reset signal is applied or w=0, circuit enters this state
- State B: w=1 for one clock cycle



Comparison: Moore FSM

- State diagram
 - Nodes: states
 - Directed arcs:state transitions



State table and state-assigned table

Two states: A and B

Present	Next state		Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

One state variable: y

- A: 0, B: 1

Present	Next	state	Output		
state	w = 0	w = 1	w = 0	w = 1	
У	Y	Y	Z	Z	
0 1	0	1 1	0	0 1	

Comparison: Moore FSM

- Convert state diagram to state table
 - First state is starting state (state A)
 - Present state, next state, and state transitions
 - Output is specified with respect to present state

Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
С	A	С	1

Output and next-state expressions

Expressions

$$Y = D = w$$
$$z = wy$$

Present	Next	state	Output		
state	w = 0	w = 1	w = 0	w = 1	
У	Y	Y	Z	Z	
0 1	0	1 1	0 0	0 1	

Truth table: output and next-state


у	W	Z
0	0	0
0	1	0
1	0	0
1	1	1

y	W	Y
0	0	0
0	1	1
1	0	0
1	1	1


Circuit

Expressions

$$Y = D = w$$
$$z = wy$$




Timing diagram



VHDL code for Mealy FSMs

- Design input: state diagram
- Example: "11" sequence detector



Mealy type code

- Similar to Moore type code 1
- Two states: A, B
- User-defined state signal type: State_type

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mealy IS

PORT (Clock, Resetn, w : IN STD_LOGIC;
z : OUT STD_LOGIC);

END mealy;

ARCHITECTURE Behavior OF mealy IS

TYPE State_type IS (A, B);

SIGNAL y : State_type;
```

Mealy type code (continued)

BEGIN

PROCESS (Resetn, Clock)


IF Resetn = '0' THEN

ELSIF (Clock'EVENT AND Clock = '1') THEN

 $y \ll A$;


BEGIN

- PROCESS 1
 - State transitions



Mealy type code (continued)

- PROCESS 2
 - Output depends on y and w



Review

- Chapter 1: Introduction
 - Basic concepts

Chapter 2: Numbers and codes

- Numbers
 - Decimal
 - Binary
 - Hexadecimal
 - Octal
- Codes
 - BCD, Gray, and ASCII
 - Parity check

Chapter 3: Logic gates

- Circuit symbol, operation, truth table, and logic expression
 - NOT
 - AND
 - OR
 - NAND
 - NOR
 - XOR
 - XNOR

Chapter 4: Boolean algebra and logic simplification

- Basic Boolean algebra relationships
- DeMorgan's theorem
- SOP and POS expressions: standard and minimum, explicit and concise
- Karnaugh map: minimum SOP and POS expressions, with and without don't cares
- Quine-McCluskey method

Chapter 5: Combinational logic analysis

- Logic forms: AND-OR, AND-OR-Invert (AOI), NAND, and NOR
- Combinational logic design flow

Chapter 6: Combinational logic blocks

- Adder
- Encoder
- Decoder
- Comparator
- MUX
- DEMUX

VHDL

- Basic structures: entity and architecture
- Behavioral and structural coding
- Combinational and sequential logic

Chapter 7: Basic sequential circuits

- Blocks: circuit symbol, operation, and characteristic table
 - Latches
 - Flip-flops
- Modules
 - Registers
 - Counters

Chapter 8: Synchronous sequential circuits

- Design flow
 - Moore FSMs
 - Mealy FSMs