ShanghaiTech University

EE 115B: Digital Circuits

Fall 2022

Lecture 20

Hengzhao Yang December 15, 2022

Sequence detector

- Design specifications (problem statement)
 - Circuit has one input (w) and one output (z)
 - All changes occur at positive clock edges
 - Operation: z=1 if w=1 during two immediately preceding clock cycles; z=0, otherwise


Clock cycle: w:	t ₀	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
Z:	0	0	0	0	0	1	0	0	1	1	0

State diagram

- Identify states to describe circuit behavior
 - State A (starting state): when a reset signal is applied or w=0, circuit enters this state, z=0
 - State B: w=1 for one clock cycle, z=0
 - State C: w=1 for two clock cycles, z=1

State diagram

- State diagram
 - Nodes: states
 - Directed arcs:state transitions



State table

- Convert state diagram to state table
 - First state is starting state (state A)
 - Present state, next state, and state transitions
 - Output is specified with respect to present state


Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
С	A	C	1

State assignment

- Each state is represented by a combination of state variables
- Each state variable is implemented by a flip-flop
- Three states (A, B, C) need two state variables (y₁, y₂)
- Moore type: output only depends on state
- Present-state variables: y₁, y₂
- Next-state variables: Y₁, Y₂

State assignment

Circuit block diagram



State-assigned table

- Assign binary values to states
 - A: 00, B: 01, C: 10
 - "11" is not used

Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
С	A	С	1

Present	Next		
state	w = 0 $w = 1$		Output
<i>y</i> 2 <i>y</i> 1	<i>Y</i> ₂ <i>Y</i> ₁	$Y_2 Y_1$	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d

Choice of flip-flops

D flip-flops: transfer Y₁ and Y₂ to y₁ and y₂

	Present	Next		
	state	w=0 $w=1$		Output
	<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
A	00	00	01	0
В	01	00	10	0
C	10	00	10	1
	11	dd	dd	d


Output expression

Output expression: z

– Ignoring don't cares: $z = \bar{y}_1 y_2$

– Using don't cares: $z = y_2$

y2	y1	Z
0	0	0
0	1	0
1	0	1
1	1	d



Present	Next	Next state		
state	w = 0 $w = 1$		Output	
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z	
00	00	01	0	
01	00	10	0	
10	00	10	1	
11	dd	dd	d	

Next-state expressions

- Next-state expression: Y₁
 - Ignoring don't cares: $Y_1 = w\bar{y}_1\bar{y}_2$
 - Using don't cares: $Y_1 = w\bar{y}_1\bar{y}_2$

$$Y_1 = w \overline{y}_1 \overline{y}_2$$

$\sqrt{y_2y}$	1			
w\	00	01	11	10
0	0	0	d	0
1		0	d	0

Present	Next		
state	w = 0 $w = 1$		Output
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d

Next-state expressions

- Next-state expression: Y₂
 - Ignoring don't cares: $Y_2 = wy_1\bar{y}_2 + w\bar{y}_1y_2$
 - Using don't cares: $Y_2 = wy_1 + wy_2$

$$Y_2 = wy_1 + wy_2$$
$$= w(y_1 + y_2)$$

		_	
W	y2	y1	Y_2
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	d
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	d

$\sqrt{y_2y}$	1			
w\	00	01	11	10
0	0	0	d	0
1	0		d	

	Present	Next	state	
	state	w = 0	w = 1	Output
	<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
	00	00	01	0
	01	00	10	0
,	10	00	10	1
	11	dd	dd	d

Circuit (using don't cares)


Output

$$z = y_2$$


Next-state

$$Y_1 = w \bar{y}_1 \bar{y}_2$$

$$Y_2 = wy_1 + wy_2$$
$$= w(y_1 + y_2)$$



Timing diagram



Summary

- Design steps
 - Understand design specifications
 - Identify states to describe circuit behavior and draw state diagram for states and transitions
 - Convert state diagram to state table
 - Assign state variables
 - Choose flip-flops and determine output and next-state expressions
 - Implement circuit

State-assignment issue

Present	Next state		Output
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
С	A	C	1

- Original state assignment
 - A: 00, B: 01, C: 10
 - "11" is not used

Present	Next state		
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d

- Alternative state assignment
 - A: 00, B: 01, C: 11
 - "10" is not used

Present	Next state		
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
00	00	01	0
01	00	11	0
11	00	11	1
10	dd	dd	d

16

Output and next-state expressions

Α

В

Expressions

$$Y_1 = D_1 = w$$

$$Y_2 = D_2 = wy_1$$

$$z = y_2$$

Present	Next state		
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
00	00	01	0
01	00	11	0
11	00	11	1
10	dd	dd	d


Circuit (with a lower cost)

Expressions

$$Y_1 = D_1 = w$$

$$Y_2 = D_2 = wy_1$$

$$z = y_2$$



One-hot encoding

- One-hot encoding
 - Another approach to assign states
 - Number of states equals number of state variables
 - For each state, only ONE state variable is "hot": its value is "1". The values of all the other state variables are "0".

Example

State table

- Three states: A, B, C

Present	Next state		Output
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
С	A	С	1

One-hot state assignment

- Three state variables: y₃, y₂, y₁
- A: 001, B: 010, C: 100
- Other combinations of state variables are don't cares

Present	Next state		
state	w = 0	w = 1	Output
<i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_3 Y_2 Y_1$	$Y_3 Y_2 Y_1$	Z
0 0 1	0 0 1	0 1 0	0
0 1 0	0 0 1	$1 \ 0 \ 0$	0
100	0 0 1	100	1

Example

Output and next-state expressions

$$Y_1 = \overline{w}$$

$$Y_2 = wy_1$$

$$Y_3 = w\overline{y}_1$$


$$z = y_3$$

Present	Next state		
state	w = 0	w = 1	Output
<i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_3 Y_2 Y_1$	$Y_3 Y_2 Y_1$	Z
0 0 1	0 0 1	0 1 0	0
0 1 0	0 0 1	$1 \ 0 \ 0$	0
100	0 0 1	100	1

- Circuit is not simpler for this example
- One-hot encoding is useful in many cases

VHDL code for Moore FSMs

- Design input: state diagram
- Example: "11" sequence detector



Moore type: code 1

LIBRARY ieee: USE ieee.std_logic_1164.all; TYPE keyword ENTITY simple IS User-defined signal type PORT (Clock, Resetn, w STD_LOGIC: : IN : OUT STD_LOGIC); Name: State_type END simple; Values: A, B, C ARCHITECTURE Behavior OF simple IS TYPE State_type IS (A, B, C); Signal y SIGNAL y : State_type ; 9 BEGIN Type: State_type PROCESS (Resetn, Clock) 11 Describes FSM state 12 BEGIN IF Resetn = '0' THEN 13 Takes values (A, B, C) 14 $y \ll A$; 15 ELSIF (Clock'EVENT AND Clock = '1') THEN Initial state A by Resetn 16 CASE y IS WHEN A =>17 CASE statement 18 IF w = '0' THEN 19 $y \ll A$; State transitions 20 **ELSE** 21 $v \le B$:

22

END IF:

Moore type: code 1 (continued)

```
23
                                                       WHEN B = >

    WHEN statement

                                   24
                                                           IF w = '0' THEN
                                   25
                                                               y \ll A;

    Output expression

                                                           ELSE
                                   26

    Summary

                                   27
                                                               y \ll C;
                                                           END IF:
                                   28

    One signal (y) for state

                                   29
                                                       WHEN C =>
                                   30
                                                           IF w = '0' THEN

    One PROCESS block

                                   31
                                                               y \ll A;
                                   32
                                                           ELSE
                                   33
                                                               y \ll C;
                                   34
                                                           END IF:
                                   35
                                                   END CASE:
                                   36
                                              END IF:
                                   37
                                          END PROCESS:
                                   38
                                          z \le 1' WHEN y = C ELSE '0';
                                      END Behavior:
```