ShanghaiTech University

EE 115B: Digital Circuits

Fall 2021

Midterm Exam, November 23, 2021

Colution

My signature below indicates that I understand and have complied with the Academic Integrity Policy of ShanghaiTech University. I have neither received nor given any unauthorized aid.

Print Name: 73/EP3 Signature: Signature:

- 1. Short questions. (28 points. 2 points each.)
 - 1) Convert $(17.25)_{10}$ to binary.

2) Convert (101.11)₂ to decimal.

$$(101.11)_{2} = 1 \times 2^{2} + 0 \times 2^{1} + 1 \times 2^{0} + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$= (5.75)_{10}$$

3) Convert (2E.A)₁₆ to octal.

$$\frac{2}{6 \circ 10} \frac{E \cdot (A)}{1110} = (56.5)_{8}$$

$$\frac{2}{5} \frac{E \cdot (A)}{6} = (56.5)_{8}$$

$$(zE.A)_{16} = (56.5)_{8}$$

4) Convert (000110010010)_{BCD} to decimal.

vert
$$(000110010010)_{BCD}$$
 to decimal.

$$\frac{9001}{\sqrt{10010010010}} = (192)_{10}$$

$$\frac{9}{2}$$

| 5) | Determine the even parity bit for 11010. | | | | | | |
|----|--|-----|---------------|------|--------|------|-----|
| | Three | ۱'ς | \Rightarrow | Even | paring | bais | ` 1 |

6) (True or False) The XOR gate is also called the equivalence gate.

7) (True or False) The POS form of a logic function is written with minterms.

8) (True or False) If the value of a logic variable is 0, it appears in the complemented form in a maxterm.

9) What does "VHDL" stand for?
VHSIC (Very High Speed Integrated Cirmits)
Hardware Description Language

10) What does "FPGA" stand for?

11) (True or False) The VHDL code is case sensitive.

12) (True or False) A signal has three possible values: 0, 1, and Z. It is fine to use BIT as the type of this signal.

13) Given the following VHDL code, determine the value of A(6 downto 3). signal A: std_logic_vector (7 downto 0);

$$A(6 \text{ downto } 3) =$$

14) Given the following VHDL code, write the logic function for F.

 $F \le A$ and B or C and D;

$$F=(AB+c)D$$

2. Derive the standard SOP and POS expressions for the following function. Write the results in two forms: (a) explicit expressions with minterms/maxterms (e.g., Y=ABC) and (b) compact expressions with indexes of minterms/maxterms (e.g., Y=∑m(7) for Y=ABC). (12 points. 3 points each.)

$$Y(A,B,C) = (A + \overline{C})(\overline{A} + B)$$

$$Y = (A+\overline{c})(\overline{A}+B)$$

$$= (A+\overline{c}+B\overline{B})(\overline{A}+B+c\overline{c})$$

$$= (A+B+\overline{c})(A+B+c\overline{c})$$

$$= M_1M_3M_4M_5$$


$$PoS compact = \overline{T}M(1,3,4,5)$$

$$= mo+m_2+m_6+m_7$$

$$SoP explicit = \overline{A}\overline{B}\overline{c} + \overline{A}B\overline{c} + \overline{A}B\overline{c} + \overline{A}B\overline{c}$$

3. Develop the minimum SOP and POS expressions for the following function using Karnaugh map. (20 points. 10 points each.)


$$Y(A, B, C, D) = \sum m(4, 6, 8, 10, 11, 12, 15) + D(3, 5, 7, 9)$$



4. Convert the following AND-OR expression to NAND, AND-OR-Invert (AOI), and NOR expressions. (12 points. 4 points each.)

$$Y(A,B,C) = AB + BC + AC$$


$$Y = AB + BC + AC = \overline{AB + BC + AC} = \overline{AB \cdot BC \cdot AC}$$




$$Y = \overline{AB} + \overline{Bc} + \overline{Ac}$$

$$Y = \overline{AB} + \overline{Bc} + \overline{Ac}$$

5. Design a 1-bit half-adder using AND, OR, and NOT gates. The inputs are A and B. The outputs are S and C: S is the sum and C is the carry out. You need to (a) build the truth table, (b) write the logic expressions for S and C, and (c) draw the circuit diagram. (12 points. 4 points each.)



6. Plot the output (Y₀ through Y₇) waveforms given the following inputs to the 3-8 decoder (also a DEMUX) 74LS138. The enable inputs G_{2A} and G_{2B} are set as LOW all the time. (16 points. 2 points each.)



Page 6 of 6