ShanghaiTech University

EE 115B: Digital Circuits



Fall 2022

Midterm Exam 2, November 29, 2022


My signature belo	w indicates that I understar	nd and have complied	with the Academic Integrity
Policy of Shangha	iTech University. I have nei	ther received nor give	any unauthorized aid
, , , ,	our our croity. I have her	aner received nor giver	rany unaumonized aid.

Stı	tudent ID: Na	me in Chinese:	
1.	Short questions. (15 points. 3 points each.) (1) What does "VHDL" stand for? VHSIC (Very High Special	ed Integrated	Circuits)
	Hardware Description 1	Longuise	
	(2) What does "FPGA" stand for?		
	Tield Programmable	Gate Array	
	(3) (True or False) IF statements can only app	ear in PROCESS blocks.	
	True		
	(4) Given the following VHDL code, determine signal A: std_logic_vector (8 downto 1) A <= "01101001";	the value of $A(5 \text{ downto})$;	0 2).
	A(5 downto 2)=		
	(5) Given the following VHDL code, write the F <= A xor B or C and D;	logic function for F.	
	F= (A \OB+c)D		


2. Develop the minimum SOP and POS expressions with the don't cares using Karnaugh map. (20 points. 10 points each.)

$$Y(A, B, C, D) = \sum m(1, 4, 5, 8, 9, 11, 12) + D(2, 7, 13, 14)$$

(1) 509




(2) pos



$$Y = (\overline{c} + D)(A + \overline{c})(\overline{B} + \overline{c})(A + B + D)$$


3. Convert the following AND-OR expression to NAND, AND-OR-Invert (AOI), and NOR expressions. (21 points. 7 points each.)


$$Y(A,B,C) = AC + B'C + A'BC'$$



$$Y = \overline{Bc} + Ac + \overline{ABc} = \overline{\overline{Bc}} + \overline{\overline{Ac}} + \overline{\overline{ABc}}$$

4. Design a circuit with three inputs and one output. The output is 1 if at least two inputs are 1. You need to: (a) define the logic variables and build the truth table (8 points), (b) develop the minimum SOP expression for the output (4 points), and (c) draw the circuit diagram using AND, OR, and NOT gates based on the minimum SOP expression (8 points). (20 points.)





Page 4 of 5

5. Plot the output $(Y_0 \text{ through } Y_7)$ waveforms given the following inputs to the 3-8 decoder (also a DEMUX) 74LS138. The enable inputs G_{2A} and G_{2B} are set as LOW all the time. (24 points. 3 points each.)

