


Common Instruction-Level Abstraction Issues

Draft Working Document: February 19, 2017

Timing

Instruction-Level Abstraction can be used to abstract away timing information if they are not intended by the specification. However if timing requirements are part of specification, ILA can also be used to capture the timing on the interface at a scale of clock cycles.

Figure 1: Timing diagram of burst write in an example bus



Let's take a simple bus interface as an example. An accelerator can initiate a burst write of an arbitrary length, it first sends a request to the bus arbiter and waits for the grant. The grant can come any time after the request. But right after the grant the accelerator should send the data on the data port one per cycle. So there is a timing requirement between grant and data write. The timing diagram is shown in Figure 1. An example template of the write interface is shown below. The key idea in modeling timing characteristics is to use a counter to count the cycle. And when writing the refinement relations, define the matching between the behavior of the implementation in each cycle with each step in the sub-instructions in ILA.

```

1 Accelerator = ila.Abstraction('ExampleILA')           # Define the Abstraction
2                                                         # Define the Interface
3 write_grant = Accelerator.inp('write_grant', 1)       # - request grant
4 write_data  = Accelerator.reg('write_data', 32)       # - data port
5 write_length = Accelerator.reg('write_len', 16)      # - burst length
6 ...                                                 # - possibly more ports
7 writing      = Accelerator.reg('writing', 1)          # 1 bit flag indicating if
8                                                         # it is writing to the bus
9 Accelerator.decode_exps += [ write_grant == 1 ]
10 # The grant operation is considered as an instruction to the accelerator
11
12 writing_nxt = ila.ite( write_grant == 1,             # The effect of the instruction above
13                       b1,                             # This is the complete function
14                       writing )                       # without holes. However, you can
15                                                         # use synthesis to create this
16                                                         # function
17 #Note: b0 = ila.const(0,1) (1-bit-wide constant 0)
18 #and   b1 = ila.const(1,1) (1-bit-wide constant 1)
19
20 Accelerator.set_next('writing', writing_nxt )
21
22 write_fsm    = Accelerator.add_microabstraction('WriteFsm', writing == 1 )

```

```

23 # Bus Write logic.
24 counter      = write_fsm.reg('counter', 32) # The counter here is used
25                                           # to count cycles
26 write_fsm.set_init('counter', h0_16 )      # b0_16 = ila.const(0,16)
27 write_fsm.set_next('counter', counter + 1)
28 write_fsm.set_next('writing',
29     ila.ite(counter == write_length-1, b0, writing) ) # turn the flag off,
30                                                         # when necessary
31 write_fsm.set_next('write_data', ?? )        # write some values
32                                                         # each cycle

```

Instruction Ordering

Interrupt

For general purpose processors, the instruction-level abstraction (ILA) can not only capture the operations defined by its instruction-set architecture, but also the behavior of interrupts. As defined in the ILA definition, an instruction can be fetched from both the input port and the architectural states.

Take a processor with interrupt service routine (ISR) stored in a certain range of instruction memory, such as 8051 micro-controller, as an example. When the interrupt signal is raised, the processor stores the current program counter into the stack and updates the program counter to the entry point of the ISR. This can be modeled with the following strategies:

1. Include the interrupt signal as part of the instruction.
2. Evaluate the decode functions of normal instructions to *false* if any interrupt signal is raised.
3. Model the interrupt handling with a new instruction whose decode function is evaluated to *true* when the interrupt signal is raised.
4. The next state function of the new interrupt instruction updates the program counter to the ISR entry point.

Note that, in this example, instructions in the ISR are also normal instructions. The below shows part of an ILA template of the above example in modeling interrupts.

```
1 Processor = ila.Abstraction('ExampleILA')      # Define the abstraction
2                                                  # Define arch-states
3 intrpt_sig = Processor.inp('intrpt_sig', 1)    # - interrupt signal
4 instr_mem  = Processor.mem('instr_mem', 32, 8) # - instruction memory
5 pc         = Processor.reg('pc', 32)          # - program counter
6 ...                                               # - registers, flags, ...
7
8 Processor.decode_exprs = [(intrpt_sig == False) & (ISA.DECODEs)]
9   # ISA_DECODEs: the decode functions of normal instructions (defined in ISA)
10 Processor.decode_exprs += [intrpt_sig == True]
11   # Add a new instruction to handle the interrupt
12
13 pc_nxt_interrupt = ISR_entry
14 pc_nxt = ila.choice('pc_nxt', pc_nxt_interrupt, pc_nxt_normal)
15 Processor.set_next('pc', pc_nxt)
16   # In addition to next state functions defined in the ISA (pc_nxt_normal),
17   # the program counter now can be updated to the ISR entry point (ISA_entry)
18   # when the interrupt signal is raised.
```

Specification and Micro-architecture