Solution & Marking Scheme

Ryerson University

Department of Electrical and Computer Engineering

ELE404 (Electronic Circuits I)

Midterm Examination (W2013)

February 2013

Duration: 100 minutes Examiner: Prof. A. Yazdani

Name:	
[Print Last Name]	[Print First Name]
Student No: Section: Section:	

NOTES

- 1. This is a closed-book examination. No aids other than basic calculators are permitted.
- 2. The examination paper is comprised of **FOUR QUESTIONS**, each question worth as indicated in the following Table. The entire examination is worth 100 marks.

Question #	Maximum Mark	Mark Earned
1	25	
2	25	
3	25	
4	25	
Total	100	

- 3. Answer all questions in the booklet, within the blank spaces provided under each question in this booklet. Use the reverse if needed.
- 4. <u>No Questions to be asked during the examination</u>. If in doubt about any question, clearly state your assumptions in answering the question.
- 5. Part marks for an answer will only be given if the *correct methodology* is clearly shown.
- 6. **DO NOT DETACH** any pages from this booklet.
- 7. Please WRITE YOUR FINAL ANSWER IN INK.

Q1: **Fig. 1a** shows the cascade connection of a voltage amplifier and a current amplifier. Provide expressions for the open-circuit voltage gain A_{vo} , input resistance R_i , and output resistance R_o of an equivalent voltage amplifier, i.e., **Fig. 1b**.




Fig. 1a: cascaded amplifiers of Q1.




Fig. 1b: voltage amplifier equivalent to the cascaded amplifiers of Fig. 1a.

Open-circuit voltage gain

$$R_{L}=\infty$$
; $v_{o}=Av_{o}v_{i}\Rightarrow v_{i}=Av_{o}$ if $R_{L}=\infty$

$$v_{0} = -A_{2}i_{12}r_{02} \Rightarrow \frac{v_{0}}{i_{12}} = -A_{2}r_{02} \quad (1)$$

$$i_{12} = \frac{A_{1}v_{1}}{r_{01}+r_{12}} \Rightarrow \frac{i_{12}}{v_{1}} = \frac{A_{1}}{r_{01}+r_{12}} \quad (2)$$

$$(1)\times(2)\Rightarrow\frac{10}{112}\times\frac{7i2}{112}=\frac{10}{112}=-A_1A_2\left(\frac{r_{02}}{r_{01}+r_{12}}\right)$$

Input resistance


Ri=ril from inspection and recognition of the fact that the input resistance is the resistance is the resistance that sits between the input terminal and the ground.

Output resistance

Ro= roz from inspection and recognition of the fact that it is the resistance that sits between the output terminal and the ground, if U; = 0.

> In ourcase, if vi=0, then iz and, therefore, Azijz are zero. Hence, the current source acts as an open circuit and leaves roz as the only element between the output terminal and the ground.

Q2: In the circuit of Fig. 2, the capacitor may be assumed to be very large and the time function of the input signal is $v_S = 5 + 9\cos(\omega t)$ [V]. Determine the time function of the input voltage v_I and that of the output voltage v_O . The parameters are $R_s = 1.8 k\Omega$, $R_1 = 12 k\Omega$, $R_2 = 18 k\Omega$, and $V_{CC} = 15 V$ [hint: regard v_s as the series connection of a dc source $V_S = 5 V$ and a sinusoidal source $v_S = 9 \cos(\omega t)$].



 $V_{I} = 5^{V} (1)$ $V_{0} = \frac{15}{12 + 18} \times 18 = 9^{V} (2)$ Circuit at AC $9\cos \omega t + 0$ $|x_1| = 18$ $|x_2| = 18$ $|x_2| = 7.2$ $|x_2| = 7.2$ $v_i = v_o = \frac{9\cos\omega t}{1.8 + 7.2} \times 7.2 = 7.2\cos\omega t$ (3)


Page 5 of 16

Complete waveforms

(1) & (3)
$$v_{I}=5+7.2\cos\omega t$$
 (2) & (3) $v_{0}=9+7.2\cos\omega t$ (

$$(2)&(3)$$
 $v_0 = 9 + 7.2\cos\omega t$ (5)

Q3: In the diode circuit of **Fig. 3**, the diodes may be assumed to be ideal, $V_x = 10 V$, $I_x = 4 mA$, $R_1 = 1 k\Omega$, and $R_2 = 2 k\Omega$. Showing all the work, determine the conduction states ("on" or "off") of the diodes, and calculate the voltages V_1 , V_2 , V_3 , and V_4 . Summarize your findings in **Table 3**.



(15)

Fig. 3: diode circuit of Q3.

Each (2.5) marks

Table 3: results of the circuit of O3.


D_1	D_2	$V_1[V]$	$V_2[V]$	$V_3[V]$	$V_4[V]$
ON	OFF	10	6	6	Ó

Systematically one can start testing the following set of states, one by one, until the right one is found.

#	, D1	DZ
1	ON	ON
2	ON	OFF
3	DFF	ON
4	OFF	OFF

We demonstrate that state # Z (DI:ON, DZ:OFF) is the only possible state; all the other states are not viable.

Assume DiON, DiOFF Blank Page



$$V_{1}=10$$
, $V_{3}=V_{2}=6$
 $V_{2}=10$ $1\times 4=6$
 $1D_{1}=4$ $1\times 4=6$
 $1D_{2}=4$ $1\times 4=6$
 $1D_{3}=4$ $1\times 4=6$
 $1D_{4}=4$ $1\times 4=6$
 $1D_{5}=4$ $1\times 4=6$
 $1D_{5}=4$ $1\times 4=6$
 $1D_{5}=4$ $1\times 4=6$
 $1D_{5}=4$ $1\times 4=6$

Mark Breakdown

- Correct states supported by (15) checking criteria
- Correct values for V, through V4 (10)
 (each 2.5 marks)

Q4: In the Common-Emitter (CE) amplifier of **Fig. 4**, $R_1 = 68 \ k\Omega$, $R_2 = 33 \ k\Omega$ $R_3 = 3.9 \ k\Omega$, $R_4 = 4.7 \ k\Omega$, $R_S = 0.6 \ k\Omega$, $R_L = 10 \ k\Omega$, $\beta = 200$, $V_{BE} = 0.7 \ V$, $V_{CEsat} = 0.3 \ V$, and $V_{CC} = +15 \ V$. The capacitances may be assumed to be very large, and the Early effect is negligible.

First, demonstrate that the transistor is in the active mode when the signal is zero. Then, calculate the gain v_o/v_i , the input resistance r_i , the overall gain v_o/v_s , and the maximum permissible peak-to-peak value of v_i for which v_o remains undistorted. Summarize your findings in **Table 4**.




Fig. 4: Common-Emitter amplifier of Q4.

Table 4: results for the amplifier of Fig. 4.

$v_o/v_i [V/V]$	$r_i [k\Omega]$	$v_o/v_s [V/V]$	maximum permissible peak-to-peak swing of v_i
-138.3	3.82	-119.5	0.073V

Circuit at DC

Blank Page

$$+4.9^{\circ}$$
 $+15^{\circ}$
 $+4.7^{\circ}$
 $+15^{\circ}$
 $+4.7^{\circ}$
 $+4.7^{\circ}$

KVL:
$$4.9 - 22.7 I_B - 0.7 - 3.9 I_E = 0$$

$$I_B = \frac{I_C}{\beta} = \frac{I_C}{200}; I_E = \frac{\beta+1}{\beta} I_C = \frac{201}{200} I_C$$

$$\Rightarrow 4.9 - 22.2 \times \frac{1}{200} = -0.7 - 3.9 \times \frac{201}{200} = 0 \Rightarrow = 1.07 \text{ mA}$$

$$I_{E} = \frac{201}{200} = \frac{201}{200} \times 1.07 = 1.075 \text{ mA}$$

$$V_{c} = 15 - 4.7 \times 1.07^{MA} = 9.97$$
 $V_{E} = 3.9^{KR} \times 1.075 = 4.19$

Very similar results would be obtained if the base current was ignored. In that case:

$$I_{B=0} =$$
 $V_{B} = \frac{15}{68+33} \times 33 = 4.9^{V} =$ $V_{E} = 4.9 - 0.7 = 4.2^{V}$
=> $I_{E} = \frac{4.2}{3.9} = 1.077 \text{ mA} \Rightarrow I_{C} = 1.077 \text{ mA}, \text{ etc.}$

vi =
$$\frac{-\alpha(R4|RL)}{re+RE} = \frac{-\alpha(R4|RL)}{re}$$

$$g_{m} \simeq 40I = 42.8 \text{ mS}'$$

 $\alpha = \frac{\beta}{\beta + 1} = \frac{200}{201} = 0.995$

$$r_e = \frac{\alpha}{9m} = \frac{0.995}{42.8} = 0.023 \text{ kg}$$

$$=) \left[\frac{v_0}{v_1} = \frac{-0.905 \times (47110)}{0.023} = -138.3 \text{ V} \right]$$

$$|r_i = R_1 || R_2 || R_i = 68 || 33 || 4.62 = 3.82 km$$

$$v_i = \frac{v_s}{R_s + r_i} r_i \Rightarrow \frac{v_i}{v_s} = \frac{r_i}{R_s + r_i} = \frac{3.82}{0.6 + 3.82} = 0.864 \frac{V}{V}$$

$$\frac{v_0}{v_5} = \frac{v_0}{v_1} \times \frac{v_1}{v_5} = -138.3 \times 0.864 = -119.5 \text{ }$$

From the high side, be can swing up to Vec=15.

This corresponds to a swing of 15-9.97=5.03

From the low side, be can swing down to

VE+VCEsat, that is, to 4.19+0.3=4.49. This correspond to
a swing of 9.97-4.49=5.48.

For a symmetrical waveform, therefore, the swing is limited to the smaller of the two values mentioned above, that is, 5.03. The peak-to-peak output voltage swing is then 2×5.03 = 10.06.

The corresponding input voltage swing is found by dividing the output swing by the gain volvi:

maximum permissible peak-to-peak swing =
$$\frac{2\times5.03}{138.3} \approx 0.073 \text{V}$$
 or 73mV