

# Solution & Marking Scheme

Ryerson University

Department of Electrical and Computer Engineering

**ELE404** (Electronic Circuits I)

**Final Examination (P2013)**

July 2013

**Duration: 180 minutes**

Examiner: Prof. A. Yazdani

Name:.....

[Print Last Name]

[Print First Name]

Student No:..... Section:....

## NOTES

1. This is a closed-book examination. No aids other than basic scientific calculators are permitted.
2. The last two pages include some useful formulae and circuit configurations. **You may only detach the two information pages.**
3. The examination paper is comprised of **EIGHT QUESTIONS**, *each* question worth as indicated in the following Table. The entire examination is worth 200 marks.

Question #	Maximum Mark	Mark Earned
1	<b>25</b>	
2	<b>20</b>	
3	<b>20</b>	
4	<b>25</b>	
5	<b>30</b>	
6	<b>20</b>	
7	<b>30</b>	
8	<b>30</b>	
Total	<b>200</b>	

4. Answer all questions in the booklet, within the blank spaces provided under each question in this booklet. Use the reverse if needed.
5. **No Questions to be asked during the examination.** If in doubt about any question, clearly state your assumptions in answering the question.
6. Part marks for an answer will only be given if the *correct methodology* is clearly shown.

Q1: Fig. 1 shows a current-steering circuit in which all of the transistors are of the same parameters, except  $Q_4$  whose emitter-base junction area is four times that of the other transistors. Further,  $V_{CC} = 5.0 \text{ V}$ ,  $-V_{EE} = -3.3 \text{ V}$ ,  $R = 6.9 \text{ k}\Omega$ , and  $|V_{BE(on)}| = 0.7 \text{ V}$ . Assuming that all transistors are in the active mode and  $\beta$  is very large, calculate the labeled currents. Summarize your results in Table 1. Show all the work.




Fig. 1: Current-steering circuit of Q1.

Table 1. Currents in the circuit of Fig. 1 [each 5 marks].

$I_{REF}[\text{mA}]$	$I_1[\text{mA}]$	$I_2[\text{mA}]$	$I_3[\text{mA}]$	$I_4[\text{mA}]$
1.0	1.0	4.0	2.0	3.0

$$I_{REF} = \frac{V_{CC} - V_{BE} - V_{BE} + V_{EE}}{R} = \frac{5.0 - 1.4 + 3.3}{6.9} = 1.0 \text{ mA}$$

$I_C = 1.0 \text{ mA}$  for all transistors except  $Q_4$

$$I_{C4} = 4 \times 1.0 = 4.0 \text{ mA}$$

$$\Rightarrow I_1 = I_{C3} = 1.0 \text{ mA}$$


$$I_3 = I_{C5} + I_{C6} = 2.0 \text{ mA}$$

$$I_2 = I_{C4} = 4.0 \text{ mA}$$

$$I_4 = I_{C7} + I_{C8} + I_{C9} = 3.0 \text{ mA}$$

**Blank Page**

Q2: In the differential amplifier of **Fig. 2**, the MOS devices are identical and the parameters are:  $k = 5 \text{ mA/V}^2$ ,  $V_A = \infty$ ,  $V_t = 0.5 \text{ V}$ ,  $I = 1.0 \text{ mA}$ . Further,  $V_{DD} = V_{SS} = 5.0 \text{ V}$ . Calculate  $R_D$  such that the dc (bias) drain voltages are  $V_{D1} = V_{D2} = 1.0 \text{ V}$ . Then, calculate the differential voltage gains  $A_{d1} = v_{d1}/v_{id}$ ,  $A_{d2} = v_{d2}/v_{id}$ , and  $A_d = (v_{d2} - v_{d1})/v_{id}$ . Report your results in **Table 2**.



**Fig. 2:** Differential amplifier of Q2.

**Table 2.** Results for the amplifier of **Fig. 2** [each 5 marks].

$R_D [\text{k}\Omega]$	$A_{d1} = \frac{v_{d1}}{v_{id}} [\text{V/V}]$	$A_{d2} = \frac{v_{d2}}{v_{id}} [\text{V/V}]$	$A_d = \frac{v_{d2} - v_{d1}}{v_{id}} [\text{V/V}]$
8.0	-8.94	8.94	17.89


$$I_{D1} = I_{D2} = \frac{1}{2} I = 0.5 \text{ mA}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 1.0}{0.5} = 8.0 \text{ k}\Omega$$

$$g_m = g_{m1} = g_{m2} = g_m = \sqrt{2k_I I_D} = \sqrt{2 \times 5 \times 0.5} = 2.236 \text{ mS}$$

For the gains, see next page:

Half-circuit



$$\frac{U_{d1}}{U_{id}/2} = -g_m R_D \Rightarrow A_{d1} = \frac{U_{d1}}{U_{id}} = -\frac{1}{2} g_m R_D$$


$$\Rightarrow A_{d1} = -8.94 \frac{V}{V}$$

$$\frac{U_{d2}}{-U_{id}/2} = -g_m R_D \Rightarrow A_{d2} = \frac{U_{d2}}{-U_{id}/2} = \frac{1}{2} g_m R_D$$

$$\Rightarrow A_{d2} = 8.94 \frac{V}{V}$$

$$A_d = \frac{U_{d2} - U_{d1}}{U_{id}} = A_{d2} - A_{d1} = 2 \times 8.94 = 17.89 \frac{V}{V}$$

Q3: For the cascode current sink of **Fig. 3**, the parameters are:  $k = 400 \mu A/V^2$ ,  $V_A = 10 V$ , and  $V_t = 0.7 V$ . Further,  $R_1 = 2.2 k\Omega$ ,  $R_2 = 1.5 k\Omega$ , and  $R_3 = 1.0 k\Omega$ ; and the power supply voltage is  $V_{DD} = 4.7 V$ . Ignoring the Early effect in DC, calculate the output current  $i_o$ , the voltage  $v_1$ , and the minimum permissible value of the output voltage  $v_o$ . Then, accounting for the Early effect, calculate the internal (or output) resistance of the current sink, as well as the small-signal gain  $i_o/v_o [\mu A/V]$ . Show all the work, but summarize your findings in **Table 3**.



**Fig. 3:** Cascode current sink of Q3.

**Table 3:** Results of the circuit of Q3 [each 5 marks].

$i_o [mA]$	$v_1 [V]$	$v_{o-min} [V]$	$i_o/v_o [\mu A/V]$
0.45	1.5	3.0	2.94

$$v_{G1} = \frac{V_{DD}}{R_3 + R_2 + R_1} \quad R_1 = \frac{4.7}{1.0 + 1.5 + 2.2} \times 2.2 = 2.2 \text{ V}$$

$$v_{G2} = \frac{V_{DD}}{R_3 + R_2 + R_1} (R_1 + R_2) = \frac{4.7}{1.0 + 1.5 + 2.2} \times (2.2 + 1.5) = 3.7 \text{ V}$$

$$i_{D1} = i_{D2} = \frac{1}{2} k (v_{GS1} - V_t)^2 \quad (\text{ignoring Early effect})$$

$$\Rightarrow i_o = \frac{1}{2} \times 0.4 \times (2.2 - 0.7)^2 = \underline{\underline{0.45 \text{ mA}}}$$

$$v_{GS2} = v_{GS1} \Rightarrow v_{GS2} = 2.2 \text{ V} \Rightarrow v_1 = 3.7 \text{ V} - 2.2 \text{ V} = \underline{\underline{1.5 \text{ V}}}$$

Over please

## Calculation of $V_o$ range Blank Page


$$V_{DS2} \geq V_{GS2} - V_t$$

$$V_o - V_i \geq V_{G2} - V_t$$

$$\Rightarrow V_o - 1.5 \geq 2.2 - 0.7$$

$$\Rightarrow \boxed{V_o \geq 3.0 \text{ V}} \Rightarrow V_{omin} = 3.0 \text{ V}$$

## Calculation of $R_o$



$$R_o = r_{o1} + r_{o2} + (g_m r_{o2}) r_{o1}$$

$$r_{o1} = r_{o2} = \frac{V_A}{I_D} = \frac{10}{0.45} = 22.2 \text{ k}\Omega$$


$$g_m = \sqrt{2k I_D} = \sqrt{2 \times 0.4 \times 0.45} = 0.6 \text{ mS}$$

$$\Rightarrow R_o = 22.2 + 22.2 + (0.6 \times 22.2) \times 22.2 = 340.1 \text{ k}\Omega$$

$$\Rightarrow \frac{i_o}{V_o} = \frac{1}{R_o} = \frac{1}{340.1} = 0.00294 \text{ mA/V} \text{ or } 2.94 \mu\text{A/V}$$

Q4: In the active-loaded Common-Source (CS) amplifier of **Fig. 4**, the MOS devices have the parameters  $k = 200 \mu A/V^2$ ,  $|V_A| = 10 V$ , and  $|V_t| = 0.4 V$ . Further, the diodes exhibit an on-state voltages of  $0.8 V$ , and the power supply voltage is  $V_{DD} = 5.0 V$ . The bias voltage  $V_{bias}$  is set in such a way that  $V_O = 2.5 V$ .

Calculate the voltage gain  $v_o/v_i$ , the output resistance of the amplifier, the minimum and maximum permissible values of the output voltage, and the bias voltage  $V_{bias}$ . Summarize your findings in **Table 4**. Show all the work.



**Fig. 4:** CS amplifier of Q4.

**Table 4:** Characteristics of the CS amplifier of **Fig. 4** [each 5 marks].

$v_o/v_i [V/V]$	$R_{out} [k\Omega]$	$v_{o-min} [V]$	$v_{o-max} [V]$	$V_{bias} [V]$
-5.59	12.5	2.0	3.0	2.4

$$i_{D1} = i_{D2} \Rightarrow I_{D1} = I_{D2} . \text{ Further, } k_1 = k_2 . \text{ Therefore,}$$

$$v_{OV1}^2 \left( 1 + \frac{v_{DS1}}{|V_A|} \right) = v_{OV2}^2 \left( 1 + \frac{v_{DS2}}{|V_A|} \right)$$


$$\Rightarrow v_{OV1}^2 \times \left( 1 + \frac{2.5}{10} \right) = (3 \times 0.8 - 0.4)^2 \left( 1 + \frac{5-2.5}{10} \right)$$

$$\Rightarrow v_{OV1} = 2.0 V \Rightarrow v_{GS1} - 0.4 = 2.0 V \Rightarrow$$

$$v_{GS1} = 2.4 V \Rightarrow \boxed{V_{bias} = 2.4 V}$$

Over please

AC equivalent



$$I_{D1} = \frac{1}{2} k (V_{GS1} - V_t)^2 \left(1 + \frac{V_{DS1}}{|V_A|}\right)$$

$$= \underbrace{\frac{1}{2} \times 0.2 \times (2.4 - 0.4)^2}_{I_D' = 0.4 \text{ mA}} \left(1 + \frac{2.5}{10}\right) = 0.5 \text{ mA}$$

$$g_m = \sqrt{2k I_D} = \sqrt{2 \times 0.2 \times 0.5} = 0.447 \text{ mS}$$

$$r_{o1} = r_{o2} = \frac{|V_A|}{I_D'} = \frac{10}{0.4} = 25 \text{ k}\Omega$$


$$\boxed{\frac{v_o}{v_i} = -g_m (r_{o1} \parallel r_{o2}) = -0.447 \times 12.5 = -5.59 \frac{V}{V}}$$

$$\boxed{R_{out} = r_{o1} \parallel r_{o2} = 12.5 \text{ k}\Omega}$$

$$V_{DD} - v_o \geq V_{OV2} \Rightarrow 5 - v_o \geq 2.4 - 0.4 \Rightarrow \boxed{v_o \leq 3.0 \text{ V}}$$

$$v_o \geq V_{OV1} \Rightarrow \boxed{v_o \geq 2.4 - 0.4 = 2.0 \text{ V}}$$

Q5: Calculate the dc collector currents as well as the open-circuit voltage gain  $v_o/v_i$ , input resistance  $R_{in}$ , and output resistance  $R_{out}$  of the discrete-circuit amplifier of **Fig. 5**. Assume that  $\beta = 100$ ,  $V_{BE(on)} = 0.7 V$ ,  $V_{CESat} = 0.3 V$ . For dc analysis, you may assume  $\beta$  to be very large. Summarize your results in **Tables 5a and 5b**. Show all the work.



**Fig. 5.** Discrete-circuit amplifier of Q5.

**Table 5a:** DC collector currents of the amplifier of **Fig. 5** [each 5 marks].

$I_{C1}$ [mA]	$I_{C2}$ [mA]	$I_{C3}$ [mA]
1.08	1.07	1.06

**Table 5b:** Characteristics of the amplifier of **Fig. 5** [each 5 marks].

$v_o/v_i$ [V/V]	$R_{in}$ [kΩ]	$R_{out}$ [kΩ]
31053	2.2	0.128

### Blank Page

#### DC Analysis

$$V_{B1} = \frac{10}{82+100} \times 100 + \frac{-10}{82+100} \times 82 = 0.989 \text{ V}$$

$$V_{E_1} = 0.989 - 0.7 = 0.289 \text{ V}$$

$$I_{E_1} = \frac{0.289 - (-10)}{9.5} = 1.08 \text{ mA} \Rightarrow I_{C_1} = 1.08 \text{ mA}$$

$$V_{C_1} = 10 - 5.1 \times 1.08 = 4.49 \text{ V}$$

$$V_{E_2} = 4.49 + 0.7 = 5.19 \text{ V}$$

$$I_{E_2} = \frac{10 - 5.19}{4.5} = 1.07 \text{ mA} \Rightarrow I_{C_2} = 1.07 \text{ mA}$$

$$V_{C_2} = -10 + 10.6 \times 1.07 = 1.342 \text{ V}$$

$$V_{E_3} = 1.342 - 0.7 = 0.642 \text{ V}$$


$$I_{E_3} = \frac{0.642 - (-10)}{10} = 1.06 \text{ mA} \Rightarrow I_{C_3} = 1.06 \text{ mA}$$

$$\left. \begin{array}{l} V_{CE_1} = 4.49 - 0.289 > 0.3 \text{ V} \\ V_{CE_2} = 5.19 - 1.342 > 0.3 \text{ V} \\ V_{CE_3} = 10 - 0.642 > 0.3 \text{ V} \end{array} \right\} \text{all transistors in active mode.}$$

The foregoing DC analysis may also be done with  $\beta$  taken into account ; the results will then be slightly different (about 10%).

## AC analysis

Blank page



$$CE: \frac{v_{c1}}{v_i} = -g_{m1} (5.1 \parallel r_{\pi 2}) = -43.2 (5.1 \parallel 2.34) = -69.3 \frac{V}{V}$$

$$CE: \frac{v_{c2}}{v_{c1}} = -g_{m2} \left[ 10.6 \parallel (r_{\pi 3} + (\beta+1) \times 10^3) k\Omega \right] = -42.8 \times (10.6 \parallel 1012.4) = -449$$

$$CC: \frac{v_o}{v_{c2}} = \frac{g_{m3} \times 10 k\Omega}{1 + g_{m3} \times 10 k\Omega} = 0.998 \frac{V}{V}$$

$$\Rightarrow \frac{v_o}{v_i} = -69.3 \times -449 \times 0.998 = 31053 \frac{V}{V}$$

$$R_{in} = 82 \parallel 100 \parallel r_{\pi 1} = 82 \parallel 100 \parallel 2.31 = 2.2 k\Omega$$


$$R_{out} = 10 \parallel \left( \frac{10.6 + r_{\pi 3}}{\beta} \right) = 10 \parallel 0.1296 \approx 0.128 k\Omega$$

**Blank Page**

Q6: A source-degenerated CS amplifier with appreciable Early effect, **Fig. 6a**, has been modeled by the two-port circuit of **Fig. 6b**. Assume saturation (active) mode for the MOS transistor and prove that the internal (output) resistance is

$$R_o = r_o + R_s + (g_m r_o) R_s$$


**Hint:** use the T model, apply a test current, note that the gate current is zero, and formulate the voltage that appears across the test current source.



**Fig. 6:** (a) Common-Source amplifier; (b) its equivalent two-port representation.

See the next page :

Blank page



$$u_s = R_s i_x$$

$$i = \frac{0 - u_s}{Vg_m} = -g_m u_s \Rightarrow i = -g_m R_s i_x$$

$$u_x = u_s + r_o(i_x - i) = R_s i_x + r_o i_x - r_o i$$

$$\Rightarrow u_x = (r_o + R_s) i_x + g_m R_s r_o i_x$$

$$\Rightarrow \boxed{R_o = \frac{u_x}{i_x} = r_o + R_s + (g_m r_o) R_s}$$

Q7: Assuming ideal diodes, derive and mathematically express the transfer characteristic ( $v_I - v_O$  characteristic) of the diode circuit of Fig. 7a. Then, plot the transfer characteristic on Fig. 7b.

- Each expression (5)
- Each line segment (5)




Fig. 7a: Diode circuit of Q7.





Fig. 7b: Transfer characteristic of the diode circuit of Fig. 7a.

**Blank Page**

$v_I \rightarrow -\infty \Rightarrow D_1: ON, D_2: OFF$



$$\boxed{v_O = -5V}$$


$$i_{D1} = \frac{-5 - v_I}{R} > 0$$

$$\Rightarrow \boxed{v_I < -5V}$$

$$v_{D2} = v_O - 5 < 0$$

$$\Rightarrow v_O < 5 \checkmark$$

$v_I \geq -5V \Rightarrow D_1: OFF, D_2: OFF$



$$\boxed{v_O = v_I}$$


$$v_{D1} = -5 - v_O = -5 - v_I < 0$$

$$\Rightarrow v_I > -5V \checkmark$$

$$v_{D2} = v_O - 5 = v_I - 5 < 0$$

$$\Rightarrow \boxed{v_I < 5V}$$

$v_I \geq 5V \Rightarrow D_1: OFF, D_2: ON$



$$v_O = \frac{v_I}{R+1.5R} \times 1.5R + \frac{5}{R+1.5R} \times R$$

$$\Rightarrow \boxed{v_O = \frac{3}{5} v_I + 2}$$

**Blank Page**

$$So, \quad v_0 = \begin{cases} -5 & \text{if } v_I \leq -5 \\ v_I & \text{if } -5 \leq v_I \leq 5 \\ \frac{3}{5}v_I + 2 & \text{if } v_I \geq 5 \end{cases}$$

(5)      (5)      (5)

The corresponding line segments are plotted on Fig. 7b.


Q8: In the bridge rectifier of Fig. 8, the source voltage  $v_I$  is a 60-Hz, 12V-Vrms sinusoid. Determine the **reading of a DC voltmeter** of the output voltage  $v_O$ , under each of the following conditions:

- (8a) Only the load  $R_L$  is connected (the smoothing capacitor  $C$  has been removed);
- (8b) Only  $C$  is connected ( $R_L$  has been removed);
- (8c)  $R_L = 1.0 \text{ k}\Omega$  and  $C = 100 \mu\text{F}$ ;
- (8d)  $R_L = 1.0 \text{ k}\Omega$  and  $C = \infty$ ;
- (8e) Same as (8a) but with  $D_3$  and  $D_4$  removed; and
- (8f) Same as (8b) but with  $D_3$  and  $D_4$  removed.

Assume that the diodes are ideal and the meter does not draw any current. Support your answers by calculations and/or explanations. Summarize your results in **Table 8**.

**Table 8:** results of the circuit of Q8 [each 5 marks].

Answer of (8a)	Answer of (8b)	Answer of (8c)	Answer of (8d)	Answer of (8e)	Answer of (8f)
10.8	17.0	16.3	17.0	5.4	17.0



**Fig. 8:** Bridge rectifier of Q8.

$$V_m = 12\sqrt{2} \approx 17 \text{ V}$$

$$8a) \bar{v}_O = \frac{2V_m}{\pi} = \frac{2 \times 17}{\pi} = 10.8 \text{ V} \quad \text{full-wave rectification}$$

$$8b) \bar{v}_O = V_m = 17 \text{ V} \quad (\text{peak detector})$$

$$8c) \bar{v}_O = V_m - \frac{1}{2}V_f, \text{ where}$$

$$V_f = \frac{V_m}{2fRC} = \frac{17}{2 \times 60 \times 1000 \times 100 \times 10^{-6}} = 1.42 \text{ V}$$

$$\Rightarrow \bar{v}_O = 17 - \frac{1}{2} \times 1.42 = 16.3 \text{ V}$$

$$8d) \text{ becomes a peak detector similar to } 8b \Rightarrow \bar{v}_O = V_m = 17.0 \text{ V}$$

Over please

**Blank Page**

8e)  $\bar{V}_0 = \frac{V_m}{\pi} = \frac{17}{\pi} = 5.4^V$  (half-wave rectifier)

8f)  $\bar{V}_0 = V_m = 17^V$  (becomes a peak detector)

**Blank page**

## Some Useful Equations and Circuit Configurations (Page 1/2)


BJT	MOS
$i_C = I_s \exp\left(\frac{v_{BE}}{V_T}\right) \left(1 + \frac{v_{CE}}{V_A}\right); \quad v_{CE} \geq V_{CESat}$	$i_D = \frac{1}{2} k v_{OV}^2 \left(1 + \frac{v_{DS}}{V_A}\right); \quad v_{DS} \geq v_{OV}$
$i_C = \beta i_B = \alpha i_E$	$k = k' \left(\frac{W}{L}\right)$
$\alpha = \beta/(\beta + 1)$	$k' = \mu C_{ox}$
$g_m = I_C/V_T \approx 40I_C$	$v_{OV} = (v_{GS} - V_t) \geq 0$
$r_e = \alpha/g_m$	$g_m = 2I_D/V_{OV} = kV_{OV} = \sqrt{2kI_D}$
$r_\pi = (\beta + 1)r_e = \beta/g_m$	$r_o = V_A/I_D$
$r_o = V_A/I_C$	

T Model for the BJT	T Model for the MOS

$R_i = r_e + R_C/(1 + g_m r_o)$	$R_i = r_s + R_D/(1 + g_m r_o)$

## Some Useful Equations and Circuit Configurations (Page 2/2)

---




$$R_i = (1 + g_m R_E) r_\pi = r_\pi + \beta R_E$$

$$G_m = g_m / (1 + g_m R_E)$$

$$R_o = [1 + g_m (r_\pi || R_E)] r_o$$


---



$$G_m = g_m / (1 + g_m R_S)$$

$$R_o = r_o + R_S + g_m r_o R_S \approx g_m r_o R_S$$


---