


EXP #1 - BASIC ELECTRICAL MEASUREMENTS




D'Arsonval movement

GB
1/15/92


1 AMP FULL SCALE

AMMETER




10 VOLTS FULL SCALE

VOLT METER



OHM MEASURE






AVERAGE MEASUREMENT

ALTERNATING VOLTAGE

$$= \frac{V_{\text{peak}}}{2} = 0.637 V_{\text{peak}}$$

$$\text{avg. } V = \frac{1}{T} \int_0^T v_m(\omega t) dt$$





$$V_{\text{RMS}} = 0.707 V_{\text{PEAK}}$$

FOR SINE WAVE


$$\frac{1}{2} \left[2\pi (t) v^2 + \int \frac{1}{t} \right] = V_{\text{RMS}}^2 \therefore$$


$$2I^2 R = \frac{V^2}{t} = V = P$$

POWER IS SQUARE

POWER IS A FUNCTION OF


SIMPSON 260-7 VOLT-OHM-MILLIAMMETER







8050A DIGITAL MULTIMETER

DIGITAL VOLTMETER





cathode-ray tube






BASIC SCOPES







INPUT OPTIONS



DUAL CHANNEL






SERIALS PREFIXED: 006-

OSCILLOSCOPE

MODEL 122A/AK



SPEC TRUM ANALYZER → FREQ. DOMAIN



SCOPE ← TIME DOMAIN

SPEC TRUM ANALYZER - VOLTRIG IN FREQ.

OSCILOSCOPE PLOTS VOLTRIG IN TIME

WHO NEEDS IT

THE SPEC TRUM ANALYZER -



MATHANICAL DEFINED VALUE FORWS

THE SINE TERMS
IS THE COEFFICIENTS OF ALL
THE SPECIES AND CYCLES

$$\frac{B}{\omega} \phi = \tan \alpha \text{ AND}$$

WHERE $B = \sqrt{B^2 + C^2}$

$$+ D_3 \sin(3\omega t + \phi_3) \dots + D_n \sin(n\omega t + \phi_n)$$


$$f(t) = A + D_1 \sin(\omega t + \phi_1) + D_2 \sin(2\omega t + \phi_2)$$

OR:

$$+ C_1 \cos \omega t + C_2 \cos 2\omega t \dots + C_n \cos n\omega t$$


$$f(t) = A + B_1 \sin \omega t + B_2 \sin 2\omega t \dots + B_n \sin n\omega t$$

AND COSINES
PLUS AN INFINITE SERIES OF SINES
EXPRESSED AS A CONSTANT TERM
ANY PERIODIC FUNCTION CAN BE
FOURIER THEOREM



$$\frac{1}{2\pi} = 0 \text{ m} \quad \text{where}$$


$$\dots + 7 \cos 7\pi s \frac{f}{T} + 7 \cos 14\pi s \frac{f}{T} + 7 \cos 21\pi s \frac{f}{T} = (7)f$$





Square wave:

08/10/90


SPECTRUM ANALYZER








Capacitors



Ideal



Actual

Inductors



Ideal

Actual

For practical components, loss for inductors is generally expressed as series resistance (copper loss). Loss for capacitors is typically expressed as parallel resistance (leakage current across the capacitor).

Note that R is series resistance for these formulae.

$$\text{For capacitors: } Q = \frac{2\pi f C}{R}$$

$$\text{For inductors: } Q = \frac{2\pi f L}{R}$$

$$Q = \frac{\text{Peak energy stored per cycle}}{\text{Peak energy dissipated per cycle}}$$


Quality Factor

Normally used to express loss in capacitors

$$D = \frac{Q}{I}$$

Disipation Factor

R L C



W.S. - 1


$$T(s) = \frac{s^2 + 2\zeta\omega_n s + \omega_n^2}{\omega_n^2}$$

define:
 natural frequency: $\omega_n \equiv \sqrt{\frac{L}{C}}$ damping ratio: $\zeta \equiv \frac{R}{2\sqrt{LC}}$

$$\frac{s^2 + \frac{R}{L}s + \frac{1}{LC}}{\frac{1}{LC}} =$$

$$\frac{sL + R + \frac{1}{sC}}{\frac{1}{sC}} = \frac{X(s)}{Y(s)} = T(s)$$

• transfer function:



Second Order System

E-54 Active Filter

$\alpha = \frac{1}{2\zeta} : \text{sharpness of peak}$

$$= 20 \log_{10} \alpha$$

$$20 \log_{10} |H(\omega)| = -20 \log_{10} 2$$

$$\omega = \omega_n$$

$$20 \log_{10} |H(\omega)| = -40 \log_{10} \left(\frac{\omega}{\omega_n} \right)$$

$$\omega \ll \omega_n$$

$$20 \log_{10} |H(\omega)| = -10 \log_{10} 1 = 0$$

$$\omega \gg \omega_n, \omega/\omega_n \rightarrow 0:$$

$$20 \log_{10} |H(\omega)| = -10 \log_{10} \left\{ \left[1 - \frac{\omega^2}{\omega_n^2} \right] + j \frac{2\zeta\omega}{\omega_n} \right\}$$

Boade plot:

$$\frac{1 - \left(\frac{\omega}{\omega_n} \right)^2 + j \frac{2\zeta\omega}{\omega_n}}{1 - \left(\frac{\omega}{\omega_n} \right)^2 + j \omega + \omega_n^2} =$$

$$H(\omega) = T(j\omega) = \frac{1 - \left(\frac{j\omega}{\omega_n} \right)^2 + j \frac{2\zeta\omega}{\omega_n}}{\omega_n^2}$$

Frequency Response: left $S = j\omega$



$$\frac{z}{\pi} - = (0+)_{+-} \stackrel{\text{def}}{=} (\gamma) H \not\rightarrow$$
$$^n m = m$$

$$2L - = (0-)_{+-} \stackrel{\text{def}}{=} (\gamma) H \not\rightarrow$$
$$^n m \ll m$$

$$0 = (0+)_{+-} \stackrel{\text{def}}{=} (\gamma) H \not\rightarrow$$
$$^n m >> m$$

$$\frac{(\frac{n}{m})^{-1}}{\frac{n}{m} \ln 2} \stackrel{\text{def}}{=} (\gamma) H \not\rightarrow$$

Bode plots for second-order systems with several different values
of damping ratio ζ .



$$\frac{z}{1} = \frac{\omega - \omega_0}{1} = |H(\omega_p)|$$

$$\omega - \omega_0 = \omega_p \quad \omega_0 = (1 - z)$$

$$z = \omega_0 + 4\omega^2 = \omega_p \frac{d\omega}{dp}$$

$$1 + n(z - \omega_0) + n^2 = n^2 + 4\omega_0^2(1 - n) = G(n)$$

$$\text{Let } n = \left(\frac{\omega}{\omega_0}\right)^2$$

$$G(n) = \frac{z |H(n)|}{1} =$$

Consider

$|H(\omega_p)|$ is the maximum.

Want to find $\omega = \omega_p$. So that

$$\frac{z \left\{ \left(\frac{\omega}{\omega_0}\right)^2 + 4\omega_0^2 \right\}}{1} = |H(\omega)|$$

$$\frac{\omega^2 + 4\omega_0^2 - 1}{1} = |H(\omega)|$$

Find peak frequency $\omega_p : |H(\omega_p)| = m$.

$$\underline{z} = \frac{\underline{n} - 1 \sqrt{\sum z}}{\underline{n} (\underline{n}-1) \sqrt{\sum u + 4 \sum u}} = \frac{|H(w_i)|}{|H(w_p)|} \quad \therefore$$


\underline{n} = $|H(w_p)|$

and

$$\frac{\underline{n} (\underline{n}-1) \sqrt{\sum u + 4 \sum u}}{\underline{n}} = |H(w_i)|$$

Again, let $u = (\frac{m}{n})$

$$\frac{0.707}{\underline{n}} = \underline{z} = \frac{|H(w_i)|}{|H(w_p)|}$$



Find band width $\Delta \omega = \omega_i - \omega_p$

$$\therefore \Delta \omega = \omega_n (\sqrt{\underline{u}_2} - \sqrt{\underline{u}_1}) = 2 \zeta \omega_n$$

$$\zeta = \frac{\sqrt{1-2\zeta^2}}{2\sqrt{1-\zeta^2}} =$$

$$\text{then } \sqrt{\underline{u}_2} - \sqrt{\underline{u}_1} = \frac{2\sqrt{1-\zeta^2}}{4\zeta\sqrt{1-\zeta^2}}$$

$$\text{assume } \sqrt{\underline{u}_2 + \sqrt{\underline{u}_2}} = \sqrt{\underline{u}_1 + \sqrt{\underline{u}_1}}$$

$$= 4\zeta\sqrt{1-\zeta^2}$$

$$\underline{u}_2 - \underline{u}_1 = (\sqrt{\underline{u}_2} + \sqrt{\underline{u}_1})(\sqrt{\underline{u}_2} - \sqrt{\underline{u}_1})$$

Further, consider

$$\Delta \omega = \omega_2 - \omega_1 = (\sqrt{\underline{u}_2} - \sqrt{\underline{u}_1}) \omega_n$$

$$\left. \begin{aligned} \omega_2 &= \sqrt{\underline{u}_2} \omega_n \\ \omega_1 &= \sqrt{\underline{u}_1} \omega_n \end{aligned} \right\}$$

$$\underline{u}_1, \underline{u}_2 = (1 - 2\zeta^2) \pm (1 - 2\zeta^2)^2 = (1 - 2\zeta^2)^2$$

$$0 = (1 - 2\zeta^2)^2 u + u(1 - 2\zeta^2)^2 + u^2 + (4\zeta^2 - 2)u = 0$$


$$T(s) = \frac{s^2 + 2\omega_n s + \omega_n^2}{s^2}$$

Re write transfer function:

$$\left. \begin{aligned} \text{Bandwidth: } \Delta\omega &= 2\sqrt{\omega_n} \\ \text{Peak frequency: } \omega_p &= \omega_n \sqrt{1 - 2\zeta^2} \end{aligned} \right\}$$

$$\therefore \frac{V_o}{V_i} = -\frac{R_f}{R_i} \quad \text{if } R_f = R_i \quad V_o = -V_i$$

$$i_1 + i_2 = \frac{V_o - V_i}{R_i} + \frac{V_o - V_i}{R_f} = 0 \quad , \quad V_o = 0$$




• Inverter

$$r_o, r_-, r_+ \rightarrow \infty, \quad r_o \leftarrow 0$$

$$(V_o \text{ still finite})$$

$$A \rightarrow \infty, \quad V_i = V_+ - V_- \rightarrow 0 \quad (V_+ = V_-)$$

Assumptions:




Operational Amplifier


$$k_i = \frac{R_f}{R_i} \quad (i=1, 2, \dots, n)$$

$$\therefore V_o = - R_f \sum_{i=1}^n k_i V_i = - \sum_{i=1}^n k_i V_i$$

$$i = \sum_{i=1}^n \frac{V_o - V_i}{R_i} = 0 \quad V_o = 0$$



• Summer - inverter



$$= -K_1 V_1 + K_2 V_2 + K_3 V_3$$

$$V_o = \left(\frac{R_F}{K_1} + 1 \right) \left[\frac{R_2}{R_2 + R_3} V_2 + \frac{R_3}{R_2 + R_3} V_3 \right] - \frac{R_F}{K_3} V_3$$


Substitute in (a)

$$\text{from (b)} \quad V = \frac{R_2}{R_2 + R_3} V_2 + \frac{R_3}{R_2 + R_3} V_3$$

$$(b) \quad \frac{V - V_2}{R_2} + \frac{V - V_3}{R_3} = 0 \quad \left. \right\}$$

$$(a) \quad \frac{V - V_1}{R_1} + \frac{V - V_2}{R_F} = 0 \quad \left. \right\}$$

$$0 = 0 = 0 \quad V_1 = V_2 = V_3 = 0$$



Ex

First order system




$$T(s) = -\frac{s}{k}$$

$$\text{let } \frac{RC}{s} = k$$

$$T(s) = \frac{V_o(s)}{V_i(s)} = -\frac{\frac{RC}{s}}{\frac{1}{sC}} = -\frac{RC}{1}$$

Similar to inverter, we have



• Integrator

$$\frac{s^2 + k_1 k_2 s - k_1 k_2}{k_1 k_2 k_0} =$$


$$\frac{\frac{k_1 k_2}{s^2} s - \frac{k_1 k_2}{s}}{k_0} = \frac{x}{y_2} = T(s)$$

$$\frac{k_1 k_2}{s^2} y_2 = k_0 x + k_1 \left(-\frac{s}{k_2} \right) y_1 + k_2 y_2$$


$$y_0 = k_0 x + k_1 y_1 + k_2 y_2$$

$$y_1 = -\frac{s}{k_2} y_2 \quad , \quad y_0 = \frac{k_1 k_2}{s^2} y_2$$

$$y_1 = -\frac{s}{k_1} y_0 \quad , \quad y_2 = -\frac{s}{k_2} y_1$$



Construct 2nd Order System
with Integrators



i.e.

We see that $k_2 > 0$

$$\frac{s^2 + s\omega_n + \omega_n^2}{s^2} = T(s)$$

Compare with

$$\frac{s^2 + k_1 s - k_2 k_0}{s^2 k_0} = T(s)$$

If $k_1 = k_2 = k$

Digital Logic

SN5400, SN54LS00, SN7400, SN74LS00, SN54S00, SN74S00, SN54ALS00, SN74ALS00, SN54AS00, SN74AS00, SN5400P, SN7400P, OUTDROPPLE 2-INPT POSITIVE-NAND GATES

- Package Options include Plastic "Small Outline", Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs


- Dependable Texas Instruments Quality and Reliability

The SN5400, SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7400, SN74LS00, and SN74S00 are characterized for operation over the full military temperature range of 0°C to 70°C .


FUNCTION TABLE (eatch gate)

INPUTS	OUTPUT	X	L	H
A	B	Y	L	X
H	H	L	X	L
H	L	X	L	X
L	H	X	L	H
L	L	H	X	H

Logic symbol




SN54S00, SN5400 ... FK PACKAGE



(TOP VIEW)

SN5400 ... W PACKAGE



(TOP VIEW)

SN74S00, SN7400 ... D OR N PACKAGE

SN54ALS00, SN74ALS00, SN5400P, SN7400P, OUTDROPPLE 2-INPT POSITIVE-NAND GATES

- Dependable Texas Instruments Quality and Reliability

These devices contain four independent 2-input-NAND gates.

• Dependable Texas Instruments Quality and Reliability

• Dependable Texas Instruments Quality and Reliability


PRODUCTION DATA Describes standard devices. Products custom designed to customer's requirements are available through Texas Instruments sales offices worldwide. Products designed to customer's requirements are custom designed per the terms of Texas Instruments standard or special contract agreements. Production data are descriptive symbols indicating logic of all products.

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Supply voltage, V _{CC} (see Note 1)	7 V	5.5 V	5 V	7 V	Input voltage, 00, S00	LS00	7 V	5.5 V	5 V	7 V	Supply voltage, V _{CC} (see Note 1)	7 V	5.5 V	5 V	7 V
Operating free-air temperature range: SN54	-55°C to 125°C	-55°C to 125°C	-55°C to 125°C	-55°C to 125°C	Storage temperature range: SN74	-65°C to 150°C	-65°C to 150°C	-65°C to 150°C	-65°C to 150°C	Storage temperature range: SN74	-65°C to 150°C	-65°C to 150°C	-65°C to 150°C	-65°C to 150°C	Storage temperature range: SN74
Operating conditions: S	All typical values	All typical values	All typical values	All typical values	Operating conditions: S	Not more than C	Operating conditions: S	Not more than C	Not more than C	Not more than C	Not more than C	Operating conditions: S			
Switching characteristics					Switching characteristics					Switching characteristics					Switching characteristics
Parameter					Parameter					Parameter					Parameter
i _{PLH}					i _{PLH}					i _{PLH}					i _{PLH}
i _{PLH}					i _{PLH}					i _{PLH}					i _{PLH}
NOTE 2: Load circuit					NOTE 2: Load circuit					NOTE 2: Load circuit					NOTE 2: Load circuit

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Resistor values shown are nominal.



schematics (each gate)

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN5400, SN54LS00, SN7400, SN74LS00, SN74S00

TEXAS INSTRUMENTS

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP MAX			UNIT
				1PLH	A or B	V	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

switching characteristics, $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$ (see note 2)

NOT more than one output should be shorted at a time.

All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER	TEST CONDITIONS†			SN5400	SN7400	UNIT
	MIN	TYP	MAX			
V_{IK}	$V_{CC} = \text{MIN}$, $I_I = -12\text{mA}$			-1.5	-1.5	V
V_{IH}	$V_{CC} = \text{MIN}$, $V_{IL} = 0.8\text{V}$, $I_{OH} = -0.4\text{mA}$			0.8	0.8	V
V_{OL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $I_{OL} = 16\text{mA}$			2.4 3.4	2.4 3.4	V
V_{OH}	$V_{CC} = \text{MIN}$, $V_{IL} = 0.8\text{V}$, $I_{OH} = -0.4\text{mA}$			0.2 0.4	0.2 0.4	V
V_{VIK}	$V_{CC} = \text{MIN}$, $I_I = -12\text{mA}$			0.2 0.4	0.2 0.4	V
V_{VIL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $I_{OL} = 16\text{mA}$			2.4 3.4	2.4 3.4	V
V_{VIIH}	$V_{CC} = \text{MIN}$, $V_{IL} = 0.8\text{V}$, $I_{OH} = -0.4\text{mA}$			0.2 0.4	0.2 0.4	V
V_{VOL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $I_{OL} = 16\text{mA}$			0.2 0.4	0.2 0.4	V
V_{VOH}	$V_{CC} = \text{MIN}$, $V_{IL} = 0.8\text{V}$, $I_{OH} = -0.4\text{mA}$			2.4 3.4	2.4 3.4	V
I_{OL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $I_{OL} = 16\text{mA}$			0.2 0.4	0.2 0.4	V
I_{VIL}	$V_{CC} = \text{MAX}$, $V_I = 5.5\text{V}$			0.2 0.4	0.2 0.4	V
I_{VIIH}	$V_{CC} = \text{MAX}$, $V_I = 2.4\text{V}$			1	1	mA
I_{VOL}	$V_{CC} = \text{MAX}$, $V_I = 0.4\text{V}$			-1.6	-1.6	mA
I_{VOH}	$V_{CC} = \text{MAX}$, $V_I = 0.4\text{V}$			40	40	mA
I_{VOS5}	$V_{CC} = \text{MAX}$			-20	-55	-55
I_{ICCH}	$V_{CC} = \text{MAX}$, $V_I = 0\text{V}$			4	8	8
I_{ICCL}	$V_{CC} = \text{MAX}$, $V_I = 4.5\text{V}$			12	22	22


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†			SN5400	SN7400	UNIT
	MIN	NOM	MAX			
V_{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25
V_{VIIH} High-level input voltage	2		2			V
V_{VIL} Low-level input voltage	0.8		0.8			V
I_{OH} High-level output current	-0.4		-0.4			mA
I_{OL} Low-level output current	16		16			mA
T_A Operating free-air temperature	-55	0	125	0	70	°C


recommended operating conditions

QUADRUPLE 2-IN/PUT POSITIVE-NAND GATES
SN5400, SN7400

noted
GND
VCC
50 Ω
7 V
5.5 V
7 V
C to 125°C
C to 70°C
C to 150°C



S74



74

TTL Devices


2

schematics of inputs and outputs

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _T	5.5 V
Output voltage, V _O	7 V
Operating free-air temperature range: SN74A	-55°C to 125°C
Storage temperature range: SN74A	-65°C to 150°C

Note 1: Voltage values are with respect to network ground terminal.

Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)



TEXAS INSTRUMENTS

TTL Devices

recommended operating conditions

DUAL-D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	(INPUT)	(OUTPUT)					
t_{max}				15	25	MHz	
t_{PLH}	$\overline{\text{PRE or CLR}}$	$\overline{\text{Q or Q}}$	$RL = 400 \Omega$, $CL = 15 \text{ pF}$	25	ns		
t_{PLH}				40	ns		
t_{PLH}				14	25	ns	
t_{PHL}		$\overline{\text{CLK}}$	$\overline{\text{Q or Q}}$	20	40	ns	
t_{PHL}							

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (see note 3)

grounded.

NOTE 2: When all outputs open, I_{CC} is measured with the \overline{Q} and \overline{G} outputs high in turn. At the time of measurement, the clock input is a negative per flip-flop.

NOTE 1: Not more than one output should be shown at a time.

Clear is tested with preset high and preset is tested with clear high.

All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER	TEST CONDITIONS†	SN7474	SN7474A	UNIT
		MIN	TYP†	MAX
V_{CC} Supply voltage		4.5	5	5.5
V_{IH} High-level input voltage		2	2	V
V_{IL} Low-level input voltage		0.8	0.8	V
I_{OH} High-level output current		-0.4	-0.4	mA
I_{OL} Low-level output current		16	16	mA
t_W Pulse duration	$\overline{\text{CLK High}}$	30	30	ns
t_{I}^{H} Input setup time before CLK†	$\overline{\text{CLK Low}}$	37	37	ns
t_{I}^{L} Input hold time after CLK†	$\overline{\text{PRE or CLR Low}}$	30	30	ns
t_A Operating free-air temperature		-55	125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN7474	SN7474A	UNIT
		MIN	TYP†	MAX
V_{CC} Supply voltage		4.5	5	5.5
V_{IH} High-level input voltage		2	2	V
V_{IL} Low-level input voltage		0.8	0.8	V
I_{OH} High-level output current		-0.4	-0.4	mA
I_{OL} Low-level output current		16	16	mA
t_W Pulse duration	$\overline{\text{CLK High}}$	30	30	ns
t_{I}^{H} Input setup time before CLK†	$\overline{\text{CLK Low}}$	37	37	ns
t_{I}^{L} Input hold time after CLK†	$\overline{\text{PRE or CLR Low}}$	30	30	ns
t_A Operating free-air temperature		-55	125	°C

TEXAS INSTRUMENTS

The load circuits and voltage waveforms are shown in Section I.

PARAMETER	FROM	(INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYPE	MAX	UNIT
					Q ₀ , Q ₁	R _L = 2 k _Ω , C _L = 15 pF	25	ns
f_{max}	fPLH	CL _{RL} , PRE _{RL} or CLK	Q ₀ , Q ₁	RL = 2 k _Ω , CL = 15 pF	25	33	MHz	
					13	25	ns	
t _{PHL}	fPLH	CL _{RL} , PRE _{RL} or CLK	Q ₀ , Q ₁	RL = 2 k _Ω , CL = 15 pF	25	40	ns	
					25	40	ns	

switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$ (see note 3)

with $V_o = 2.25 \text{ V}$ and 2.125 V for the 5A family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

NOTE 2: With all outputs open, LTC1 is measured with the Q and Q' outputs high in turn. At the time of measurement, the clock input is not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

For conditions shown as MIN or MAX, use the appropriate value specified under *recommended operating conditions*.

PARAMETER	TEST CONDITIONS†				UNIT
	SNG4L74A	SNT4L74A	MIN TYP‡ MAX	MIN TYP‡ MAX	
V _I	V _{CC} = MIN, V _{IH} = 18 mA	-1.5	-1.5	V	A
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX,	2.5	3.4	2.7	3.4
V _{OL}					
V _{IL}	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = 2 V,	0.25	0.4	0.25	0.4
V _{OI}	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = 2 V,	0.1	0.1	0.1	0.2
D _Q or CLK	V _{CC} = MAX, V _I = 7 V	0.2	0.2	0.2	MA
D _Q or CLK	V _{CC} = MAX, V _I = 2.7 V	20	20	20	mA
CLR or PRE	V _{CC} = MAX, V _I = 2.7 V	40	40	40	mA
CLR or PRE	V _{CC} = MAX, V _I = 0.4 V	-0.4	-0.4	-0.4	mA
QOS5	V _{CC} = MAX, See Note 4	-20	-100	-100	mA
CQC (Total)	V _{CC} = MAX, See Note 2	-20	-20	-20	mA

Technical characteristics over recommended operating temperature range (unless otherwise noted)

Recommended operating conditions

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54LS74A, SN74LS74A

TEXAS INSTRUMENTS

recommended operating conditions

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

PARAMETER	FROM	(INPUT)	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
					t _{PLH}	CLK	Q or Q̄	t _{PLH}
t _{max}				RL = 280 Ω, CL = 15 pF	ns	ns	ns	ns
75 110	MHz				5	13.5	8	ns
4	6				9	6	ns	ns
75 110	MHz				6	9	9	ns
75 110	MHz				6	9	9	ns

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

grounded.

NOTE 2: With all outputs open, I_CC is measured with the Q and Q̄ outputs high in turn. At the time of measurement, the clock input is grounded per flip-flop.

Average per flip-flop.

Clear is tested with preset high and preset is tested with clear high.

Note more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


All typical values are at V_{CC} = 5 V, T_A = 25°C.

For conditions shown as MIN or MAX, see the appropriate value specified under recommended operating conditions.

PARAMETER	TEST CONDITIONS [†]	SN54S74	SN74S74	IC _G	V _{CC} - MAX	See Note 2	15	25	15	25	ma
				t _{OSL}	V _{CC} - MAX	-40	-100	-40	-100	ma	
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-6							
t _{PLH}	PRE or CLR			-2							
t _{PHL}	PRE or CLR			-2							
t _{PLH}	PRE or CLR			-6							
t _{PHL}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PHL}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t _{PHL}	PRE or CLR (CLK Low)			-4							
t _{PLH}	PRE or CLR			-4							
t _{PLH}	PRE or CLR (CLK High)			-4							
t											


SUPPLY voltage, VCC (See Note 1)	7V	Input voltage: LS139A	LS139A	54S139, 74S139A	5.5 V	Operating free-air temperature range: SN54LS139A, SN54S139	-55°C to 125°C	Storage temperature range: SN74LS139A, SN74S139A	-65°C to 150°C
	7V						0° C to 70°C		
							65°C to 100°C		
								100°C to 150°C	
									NOTE 1: Voltage values are with respect to network ground terminal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)



Schematics of inputs and outputs

Pin numbers shown are for U, J, N, and W packages.



Logic diagram (positive logic)

TEXAS INSTRUMENTS

t_{PH} = propagation delay time, low-to-high-level output
 t_{PHL} = propagation delay time, high-to-low-level output
 NOTE 2: load circuits and voltage waveforms are shown in Section 1.

PARAMETER	FROM	(INPUT)	(OUTPUT)	TO	LEVELS	OF DELAY	TEST CONDITIONS	MIN	TYP	MAX	UNIT
								SN64LS139A	SN74LS139A		
t _{PLH}	SN64LS139A							13	20	ns	
t _{PLH}	SN64LS139A							22	33	ns	
t _{PLH}	SN64LS139A							18	29	ns	
t _{PLH}	SN64LS139A							22	33	ns	
t _{PLH}	SN64LS139A							18	29	ns	
t _{PLH}	SN64LS139A							25	38	ns	
t _{PLH}	SN64LS139A							16	24	ns	
t _{PLH}	SN64LS139A							21	32	ns	

Witching characteristics, V_{CC} = 5 V, T_A = 25°C (see Note 2)

All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.
No more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

The standard values shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

PARAMETER	TEST CONDITIONS†	SN54LS139A				SN74LS139A				UNIT
		MIN	typ	MAX	MIN	typ	MAX			
V _H	V _{CC} = MIN, V _I = -18 mA	-1.5		-1.5	-1.5		-1.5	V		
V _{OH}	V _{CC} = MIN, V _I = -0.4 mA	2.5	3.4	2.7	3.4	V				
V _{OL}										
V _{IL}	V _{CC} = MIN, V _I = 2 V, I _O = 4 mA	0.25	0.4	0.25	0.4	V				
V _{OL}	V _{IL} = MAX, V _I = 2 V, I _O = 8 mA	0.35	0.5	0.35	0.5	V				
V _{OH}	I _{OH} = -0.4 mA	2.5	3.4	2.7	3.4	V				
V _{OL}	V _{IL} = MAX	0.25	0.4	0.25	0.4	V				
V _{IL}	V _{CC} = MAX, V _I = 7 V	0.1		0.1	0.1	mA				
V _{IL}	V _{CC} = MAX, V _I = 0.4 V	-0.4		-0.4	-0.4	mA				
V _{IL}	V _{CC} = MAX, V _I = -100 mA	-20		-20	-100	mA				
V _{IL}	V _{CC} = MAX, V _I = 0.4 V	-0.4		-0.4	-0.4	mA				
V _{IL}	V _{CC} = MAX, V _I = -100 mA	6.8		6.8	11	mA				

Electrical characteristics over recommended operating free-air temperature range (unless otherwise specified)

UNIT	VCC	SUPPLY VOLTAGE	VH	HIGH-LEVEL INPUT VOLTAGE	VI	LOW-LEVEL INPUT VOLTAGE	VL	LOW-LEVEL INPUT VOLTAGE	VOH	HIGH-LEVEL OUTPUT CURRENT	VLH	LOW-LEVEL OUTPUT CURRENT	VOH	OPERATING FREE-AIR TEMPERATURE	TJA
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX
	4.5	5	5.5	4.75	5	5.25	V	2	V	0.7	0.8	V	-0.4	0.4	mA
													4	8	mA
													-65	125	0
													0	70	oC

SN54LS139A, SN74LS139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULPLEXERS

NOTE 2: load circuits and voltage waveforms are shown in Section 1.
 t_{PLH} = propagation delay time, low-to-high-level output
 t_{PHL} = propagation delay time, high-to-low-level output

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Note 2)

§ NOT more than one output should be shared at a time, and duration of the short circuit test should not exceed one second.

If for conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER	TEST CONDITIONS [†]				UNIT
	SNS4S139	SNT4S139A	MIN TYP [‡] MAX	V _{IK}	
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN54S1	2.5 3.4	-1.2 V	V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN74S	2.7 3.4	0.5 V	V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN74S	2.7 3.4	0.5 V	V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN54S1	2.5 3.4	-1.2 V	V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN54S1	2.5 3.4	-1.2 V	V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN74S	2.7 3.4	0.5 V	V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V,	SN74S	2.7 3.4	0.5 V	V
I _H	V _{CC} = MAX, V _I = 2.7 V		50 mA	1 mA	mA
I _H	V _{CC} = MAX, V _I = 0.5 V		-2 mA	-2 mA	mA
I _{OS}	V _{CC} = MAX		-40 mA	-100 mA	mA
I _{CC}	V _{CC} = MAX		60 mA	90 mA	mA

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

UNIT	VCC	Supply voltage	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
	VIH	High-level input voltage	4.15	5	5.5	4.75	5	5.25	V
	VIL	Low-level input voltage	2			2			V
	VIOH	High-level output voltage	0.8			0.8			V
	VOH	Low-level output voltage	0.8			0.8			V
	OL	High-level output current	-1			-1			mA
	OL	Low-level output current	20			20			mA
	TJA	Operating free-air temperature	-55			0			°C

recommended operating conditions

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)
**SN74192, SN74193, SN74LS192, SN74LS193
 SN54192, SN54193, SN54LS192, SN54LS193**

- Cascading Circuity Provided Internally
- Synchronous Operation
- Individual Reset to Each Flip-Flop
- Fully Independent Clear Input
- Description

TYPE	TRIGGER MAXIMUM	TRIGGER	COUNT FREQUENCY	POWER DISSIPATION
192, 193	32 MHz	32 MHz	95 mW	LS192, LS193
			325 mW	

SN74LS192, SN74LS193 . . . FK PACKAGE
 SN54LS192, SN54LS193 . . . D OR N PACKAGE
 SN54192, SN54193, SN54LS192, SN54LS193
 SN74192, SN74193, SN74LS192, SN74LS193
 DECEMBER 1972 - REVISED MARCH 1988

These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The 192 and LS192 circuits are 8-bit BCD counters and the 193 and LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output contention spikes which are normally associated with asynchronous flip-flops. The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either counter (clock) input. The direction of counting is determined by which counter input is pulsed while the other counter input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data in. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the present inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the up- and down-counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

This reduces the number of clock drivers, etc., required for long words.


A absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	SN54	SN54LS	SN74	SN74LS	UNIT
Input voltage	7	7	7	7	V
Operating free-air temperature range	-55	125	65	7	°C
Storage temperature range	-65	150	0	70	°C
Supply voltage, V _{CC} (see Note 1)	SN54	SN54LS	SN74	SN74LS	UNIT

PRODUCT DATA describes certain standard features of the product. Product descriptions contain additional information on optional features and/or extended ranges of performance.

Product descriptions are for the benefit of the customer. Product descriptions do not constitute a specification for the product. Product descriptions do not constitute a specification for the product.

NOTE 1: Voltage values are with respect to network ground terminal.




NC - No internal connection

Storage temperature range	-65 to 150	-65 to 150	0 to 70	0 to 70	°C
Operating free-air temperature range	-55	125	65	7	V
Input voltage	7	7	7	7	V
Supply voltage, V _{CC} (see Note 1)	SN54	SN54LS	SN74	SN74LS	UNIT

PRODUCT DATA describes certain standard features of the product. Product descriptions contain additional information on optional features and/or extended ranges of performance.

Product descriptions are for the benefit of the customer. Product descriptions do not constitute a specification for the product. Product descriptions do not constitute a specification for the product.

Pin numbers shown are for D, J, N, and W packages.




Logic diagram (positive logic)

TTL Devices

2





Pin numbers shown are for D, J, N, and W packages.



Logic diagram (positive logic)



SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)
SN54193, SN64193, SN74193, SN74LS193

TEXAS INSTRUMENTS



Schematics of inputs and outputs

Pin numbers shown are for D, J, N, and W packages.



281.


Logic symbols

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

INSTRUMENTS

TEXAS

B. When counting up, count-down input must be high; when counting down, count-up input must be high.
 NOTES: A. Clear overdrives load, data, and count inputs.



1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, borrow, nine, eight, and two.
4. Count down to one, zero, zero, borrow, nine, eight, and seven.

Illustrated below is the following sequence:


typical clear, load, and count sequences

192, LS192 DECADE COUNTERS

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)
SN54192, SN54LS192, SN74192, SN74LS192

B. When counting up, count-down input must be high; when counting down, count-up input must be high.

NOTES: A. Clear overrides load, data, and count inputs.



TTL Devices

2


1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one, and two.
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.

Illustrated below is the following sequence:

Typical clear, load, and count sequences

193, LS193 BINARY COUNTERS


SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)
SN54193, SN54LS193, SN74193, SN74LS193



- functions: $f(A, B, C) = (A+B \cdot 1) + C \cdot 0$

- variables: A, B, C, ...

- constants: 0, 1
 $= \overline{AB}$
 $= AB + \overline{A}B$
 $= A \oplus B$



		AND				OR				NOR				NAND							
		f_0	f_1	\dots	f_6	f_7	f_8	f_9	\dots	f_{14}	f_{15}	f_0	f_1	\dots	f_6	f_7	f_8	f_9	\dots	f_{14}	f_{15}
		0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

- Basic operations $f(A, B)$

$0/1 \sim$ transistor off/on \sim voltage low/high

a two-valued (binary) axiomatic system

$$\begin{aligned}
 &= A \cdot 1 + 1 \cdot B = A + B \\
 &= A(B + \bar{B}) + (A + \bar{A})B \\
 &= AB + A\bar{B} + AB + \bar{A}B \\
 \text{Ex } f(A, B) &= A + \bar{A}B = A(B + \bar{B}) + \bar{A}B
 \end{aligned}$$

• Algebraic manipulation

in $f(A, B, \dots)$
 \dots
 $+ \cdot 1 = 0$
 $\bar{B} \cdot 1 = 0$
 \dots
 $A \cdot \bar{B}, \dots, \bar{B} \cdot A, B$
 replacing A, B, \dots by \bar{A}, \bar{B}, \dots
 $f(A, B, \dots)$ can be obtained by

- De Morgan law

$$A + (BC) = (A + B)(A + C) \quad A(B + C) = AB + AC$$

- distributive

$$A + (B + C) = (A + B) + C \quad A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

- combinative

$$A + B = B + A \quad A \cdot B = B \cdot A$$

- commutative

$$A + \bar{A} = 1 \quad A \cdot \bar{A} = 0$$

$$A + A = A \quad A \cdot A = A$$


$$A + 1 = 1 \quad A \cdot 0 = 0$$

$$A \cdot 1 = A \quad A + 0 = A$$


• Axioms & Theorems

$$f(A, B, C) = \overline{B} + \overline{A}\overline{C}$$


Truth table of Karnaugh Maps



• TTL NAND







• NAND



• NOR

Hardware Implementation






• Multiplexers MUXs

n inputs. 2^n combinations. $y_i = f_i(x_1 \dots x_n)$ $i=1, 2, \dots, m$

n inputs. 2^n combinations.



Connected arrangement of logic gates with a given time, the outputs are a function of the combination of the inputs at any point of inputs and a set of outputs. At any given time, the outputs are a function of the combination of the inputs of the circuit.


Combinational Circuits

to 7-segment display decoder

Ex2: BCD (binary coded decimal)

Ex1: binary decoder = de MUX w/ $X \equiv 1$




0	0	0	1	1	.	1
0	0	1	0	0	1	
0	1	0	0	1	0	
1	0	0	0	0	0	
				y_0	y_1	y_2
				y_3	y_4	y_5
				y_6	y_7	y_8
				x_1	x_0	



one could find in software


convert binary information from

• Decoders




• DE MUX

A BCD to seven-segment display decoder.




No.	x_1	x_2	x_3	x_4	x_5	x_6	x_7
	a	b	c	d	e	f	g
9	1	0	0	1	1	1	0
8	1	0	0	0	1	1	1
7	0	1	1	1	1	1	1
6	0	1	1	0	1	1	1
5	0	1	0	1	1	0	1
4	0	1	0	0	0	1	1
3	0	0	1	1	0	1	0
2	0	0	1	0	1	1	0
1	0	0	0	1	0	1	0
0	0	0	0	1	1	1	1



$$\text{Next-state} = G(\text{Input}, \text{Current-state})$$

$$\text{Output} = F(\text{Input}, \text{Current-state})$$



- feedback from memory elements to input

- memory capability: memory elements



sequence of the inputs

the outputs of the circuit depend on the


Sequential Circuits

table
characteristic


		S R		$Q(t+1)$	$Q(t)$	not allowed
		S	R			
		1	1	1	1	
		1	0	1	0	
		0	1	0	1	
		0	0	0	0	



• RS-FF (Set - reset)



• Clocked FFs (active only when clock is high).



2 stable states:

• Basic Cell



Memory Elements — Flip-Flops

$\bar{Q}(t)$	1
$Q(t)$	0
$\bar{Q}(t+1)$	1

tie J, K together



• T → FF (toggle)

$\bar{Q}(t)$	1
$Q(t)$	1
$\bar{Q}(t+1)$	0
$Q(t+1)$	0
J K	$\bar{Q}(t+1)$




• JK - FF


$\bar{Q}(t+1)$	1
$Q(t)$	0
$\bar{Q}(t+1)$	1



• D - FF (delay)




- "Catch 0" or "Catch 1" (caused by input change)



- Oscillation (caused by state change)


undesired state change
in input or current-state (Q) will cause
during active period (clock = high). any change
in input or current-state (Q) will cause
undesired state change.

$$\text{next-state} = f(\text{input}, \text{current-state})$$



• two problems


Hardware Implementation



Only at the time instance of the rising (or trailing) edge of the clock, can the input / feedback affect the state.

- Edge-triggered FF

The oscillation problem caused by feedback is solved. But not "catch 0/1" problem is caused by input change.




- Master/Slave FF (MS FF)



High frequency interference. Not good

Narrow clock pulse


Solutions



• Shift/Load Register



• Binary Counter



• Up/Down Counter