
# CprE 381: Computer Organization and Assembly-Level Programming

#### **Project Part 1 Report**

Team Members:	Alek Norris	
	Drew Kearns	
Project Teams Group #:	Term Proj1 2 07	

Refer to the highlighted language in the project 1 instruction for the context of the following questions.


[Part 1 (d)] Include your final MIPS processor schematic in your lab report.



[Part 2 (a.i)] Create a spreadsheet detailing the list of *M* instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the *N* control signals needed by your datapath implementation. The end result should be an *N\*M* table where each row corresponds to the output of the control logic module for a given instruction.

	Α	В	C	D	E	F	G	Н	1	J	K	L	M	N	0	P	Q	R
1	Instruction	ALU Operation	Instruction Type	Opcode (Binary) 31-26	Funct (Binary)5-0							Control						
2		100000000000000000000000000000000000000				o_halt	o_STD_Shift[1]	ALUSrc (i_ALU_src) [1]	ALUControl (i_ALU_C) [8]		o_MemWrite[1]	o_RegWrite[1]	o_RegDst [2]	o_Jump[1]	o_ext_C [1]	o_jal_c[1]	o_jr[1]	Tests Pass Or Fail
3	add	add	R	******	"100000"	0	0	0	00010000	00	0	1	01	0	0	0	0	Pass
4	ad di	add	- 1	"001000"		0 (not jump returning)	0 (not jump returning)	1 (using immediate value)	00010000		0 (not writing to memory)	1 (writing to RegDst register)	00	0 (not jumping)	(addi is signed addition	0 (not jumping)	0 (not jump returning)	Pass
5	ad di u	addu	1	"001001"		0	0	1	00000000	00	0	1	00	0	1	0	0	Pass
<u> </u>	ad du	addu	R	Samuel Samuel	"100001"	0	0	0	00000000	00	0	1	01	0	0	0	0	Pass
6	and	and	R		"100100"	0	0	0	00000011	00	0	1	01	0	0	0	0	Pass
- 8	and .	and lui	-	"001100" "001111"	**	0	0	1	00000011	00	0	1	00	0	0	0	0	Pass Pass
10	- IQI	add		"100011"	·	0	0	- 1	00010111	11	0	1	00	0	0	0	0	Pass
+Y	nor	nor	R	100011	"101111"	0	0	0	00000110	00	0	1	01	0	0	0	0	Pass
15	xor	108	R	"100110"	101111	0	0	0	00000110	00	0	1	01	0	0	0	0	Pass
15	xori	100		'001110'	·	0	0	1	00000101	00	0	1	00	0	1	0	0	Pass
13	or	10	R	**	"100101"	0	0	0	00000101	99	0	1	01	0		0	0	Pass
15	Qri	or	ï	"001101"		0	0	1	00000100	00	0	1	00	0	0	0	0	Pass
16	s t	slt	R	''	"101010"	0	0	0	00111000	00	0	1	01	0	1	0	0	Pass
17	slti	slti	- 1	"001010"	·	0	0	1	00111000	00	0	1	go	0	1	0	0	Pass
18	sil	sli	R	·	"000000"	0	1	0	00000010	00	0	1	01	0	1	0	0	Pass
19	stl	g	R	*******	"000010"	0	1	0	00000001	00	0	1	01	0	1	0	0	Pass
20	sra	ga	R	**	"000011"	0	1	0	00001001	00	0	1	01	0	1	0	0	Pass
21	sw	add	1	"101011"	''	0	0	1	00010000	00	1	0	00	0	1	0	0	Pass
22	sub	sub	R	·	"100010"	0	0	0	00011000	00	0	1	01	0	0	0	0	Pass
23	su bu	subu	R	·	"100011"	0	0	0	00001000	00	0	1	01	0	0	0	0	Pass
24	beg	beg	1	"000100"	·	0	0	0	11001000	00	0	0	00	0	0	0	0	Pass
25	bine	bng	- 1	"000101"	·	0	0	0	01001000	00	0	0	go	0	1	0	0	Pass
49	j	add	1	"000010"	*	0	0	1	00010000	00	0	0	01	1	0	0	0	Pass
46	ial	add	J	"000011"		0	0	1	00010000	00	0	1	11	1	0	1	0	Pass
48	K.	add	R	*100000*	"001000"	0	1	0	00010000	00	0	0	01	0	0	0	0	Pass
- 58	lb n	add add	- 1		**	0	0	- 1	00010000	01	0	1	00	0	1	0	0	Pass
34	lb lbu	add	-	"100001" "100100"	**	0	0	-	00010000	10 01	0	1	00	0	0	0	0	Pass Pass
35	lhu	add		"100100"	·	0	0	1	00010000	10	0	<u> </u>	00	0	0	0	0	Pass Pass
33	silv	all all		100101	*000100*	0	0	0	00010000	00	0	· ·	01	0	0	0	0	Pass
32	srlv	91	R	**	"000110"	0	0	0	00000010	00	0	1	01	0	0	0	0	Pass
35	22	23	R	·	"000111"	0	0	0	00001001	00	0	i	01	0	0	0	0	Pass
36	halt	23	R	·	"010100"	1	0	0	00001001	00	0	0	01	0	0	0	0	Pass
37			10.00						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					\				100000
37 38 40						ALU Control Signals	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
39						1777	BEQ	Branch	SLT Bit	Signed/Ovflw, or not.	Shift Logical Or Arith	MUX Selector	MUX Selector	MUX Selector				
40																		
41						RegDst	[00]	[01]	[10]	[11]								
41 43 44 45						Mux for Rt, rd, or \$31	rt	rd	Hardcoded reg 31	Hardcoded reg 31					1			
77						MemToRes	[ool	[01]	[10]	[11]								
75						Mux for Lw, lhu,lb,lbu	ALU Return	TpTpn	Lh. Lhu	Memory Return								
16																		

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).



For this part to verify everything was working, I just simply set up a test bench to push every single instruction code, in the image you can see the first half using changing in instructions [5:0] or the funct field for R types. For he second half using changing in instructions corresponding to [31:26] or the opcode for I and J type instructions. I then went through and verified I was seeing the correct output on each line for our excel sheet.


[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.


For references relating to control bits and other inputs, see either the fetch logic schematic in b.ii or the overall drawing in Part 1 d.

The fetch logic needs to be able to jump to a new instruction address, branch to a new instruction address, and return to an instruction address after a jr instruction is called, as well as doing the normal PC+4 operation. Jumping to a new instruction address will happen when a jump instruction (j) is called or a jump and link instruction (jal). These both perform the same jump operation in the fetch logic and the only difference is that the fetch logic output o\_pc\_p4 is stored in \$31 after a jal instruction is called. The fetch logic will need to branch after a branch if not equal (bne) or a branch if equal (beq) instruction is called. The bne and beq operations are handled in the ALU and output a 1-bit control signal called o\_branch that is fed into the fetch logic at MUX2. For a jump return (jr) instruction, the return address is fed into the 1 option in MUX6 as well as the control signal for a jr instruction.


## [Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

The fetch logic is what is highlighted in yellow below. It has 8 inputs; 5 control bits which are: i\_jump\_C, i\_jr\_ra\_C, i\_CLK, i\_RST, i\_branch; and 3 other inputs which are: i\_instr\_25t0, i\_ext\_imm, and i\_jr\_ra\_pc\_next. The two outputs are o\_pc\_next which is fed directly into the instruction memory and o\_pc\_p4 which is fed to a MUX that will write to register \$31 when a jal instruction is called.





[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.



Note that in the screenshot above the branch control bit has a different name. This does not matter as that is all that was changed in the fetch logic since testing. As you can see in the waveform screenshot I have multiple tests for jumps, a test for a jump return, and a test for branching. All tests work as intended and while the control bits are 0 the fetch logic outputs a pc next of PC(previous)+4 as expected and a PC+4 for jal instructions.

### [Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

The difference between logical (SRL) and arithmetic (SRA) right shifts lies in how the vacated positions are filled. In a logical shift right (SRL), the vacated positions are padded with zeros. Conversely, in an arithmetic shift right (SRA), the vacated positions are filled with the value of the most significant bit (MSB) to preserve the sign of the original number; this means if the MSB is 1 (indicating a negative number in two's complement), the shift operation pads with 1s. MIPS does not include a Shift Left Arithmetic (SLA) instruction primarily because arithmetic left shifts do not require sign bit management—left shifts by their nature multiply the number by two for each shift position, preserving the sign. Furthermore, adding an SLA instruction would complicate the instruction set without offering a significant benefit, as the logical shift left operation (SLL) already achieves the desired outcome without altering the number's sign.

#### [Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

It utilizes a hierarchical structure of 2-to-1 multiplexers (muxes) organized into five stages, each stage doubling the shifting ability from 1-bit shifts up to 16-bit shifts, allowing for shift amounts ranging from 0 to 31 bits. The type of shift (logical or arithmetic) is determined by a shift type signal, and the amount of shift is controlled by a 5-bit shift amount input. This design efficiently achieves variable bit shifting by selecting the appropriate path through the muxes based on the shift amount, with the fill bit for arithmetic shifts dynamically determined by the input's most significant bit (MSB).

#### [Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

To make a right barrel shifter work both ways, we add a simple trick: flipping the bits around before and after shifting. There's a new input called "shift direction" that lets us choose which way to shift. If we want to shift right, it just does its normal thing. But if we want to shift left, it first flips all the bits around, does a normal right shift, and then flips the bits back. This way, we end up with a shifter that can go both left and right.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.

<b>≙</b>	Msgs							
/tb_shifter/i_in	32'h80000000 1	80000000						
/tb_shifter/i_directi	1		1.0	1.0		145	V.5	
→ /tb_shifter/i_shamt  → /tb_shifter/o_Out	5'h00 -32'd-2147483	1A 32	1B 16	1C 8	1D 4	1E 2	1F 1	

You can see here that when direction is 1(right) and the Control bit (logical), is set to 0 the the value decreases by dividing by 2 each time, until we get to 0. This is expected.

5c 2   00mm		4000	 	,			; none -n											
<b>&amp;</b>	Msgs																	
	32 h80000000	(0000000)																
/tb_shifter/i_shift_C	1																	
/tb_shifter/i_directi																		
	5'h01	00	[01			02		.03		04	(05		06	(07		08	109	
/tb_shifter/o_Out	-32'd1073741824	(1	2		$\vdash$	4		[8		16	(32		64	128		256	512	

Here you can see that when the direction is set to 0, and the shift type is set to 1(logical), a normal bit shift occures, shifting the bit to the left by 1 place, effectivly doubling the value at every shift, the opposite of the above example.



In this example you can the right shift at work with the control bit set to 1 for arithmetic, in this setting the shifter adds a bit to the msb slot and removes one from the lsb slot each time. When adding bits, because a 1 is set in the msb at start, the shifter adds a 1 bit every time.

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

The Design approach we took was to first figure out what all the major things we needed to finish the design were. We then broke them down into smaller parts such as the ALU, control, Fetch logic, and register. Anything outside these were considered extra things needing to be implemented on the overall processor design.

We then go to work making and testing the individual parts separately with testing, and building up to throwing it all together. Once thrown together we were able to start running some real test benches with the provided tests and verify what we had working and what we didn't have working. The following is a list of additional things we needed to implement.

Mux4t1\_N, Mux8t1\_N,Nor\_N,Or\_N,Xor\_N,And\_N, mux32t1, ByteShifter, and WordShifter ... as well as I'm sure there's some missing.

One of the design choices we decided to make was implementing a ByteShifter, and a WordShifter, these both work similarly, but do different things. Because of once everything was assembled, and all the basic ALU components passed their test, as well as LW, we needed a way to be able to implement a Lb, lbu, lh, and lhu. After looking at the outputs it became clear the we had the right chunk of memory, but not the right piece we were looking for, and because we knew that out CPU was word addressable there must be another way, outside of the ALU and DMEM to get the desired output. So that's why we came up with these decoders. These decodes sit just between the mux used for Mux2reg(mux4 in our design) and the DMEM. These decoders then, in parallel hook up to the dmem and the alu output, and then into the mux4t1\_N we implemented. Then depending on a ctl signal from the controller, pics between the decoders or the regular outputs etc. if Byte decoder is selected, it pulls off the desired byte, with offset. Then pads depending on the MSB and an ext type control signal. The word decoder works the same, but instead of having 4 offset possibilities, it only has 2. It also relies on bit (1) of the alu out to determine the shift amount, while the byte decoder relies on bits [1:0]

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.


<b>&amp;</b> 1,	Msgs																	
	32'hCCAA00FF	XXX	CCAA	0FF														
	2'h3	Х	0		1		2		3		0		1		2		3	
	32'hFFFFFFCC	000	000000	FF	000000	000	000000	)AA	000000	СС	(FFFFFF	FF	000000	000	FEFFE	AA	FEEEE	CC
/tb_byteshifter/s_signed	1	_																

Showing the ByteShifter Above, and the test bench that was designed for it. The shifter works by having a decoder as the base, that is hooked up to an offset input. The offset input comes in, is decoded into an offset of 5 bits, then feeds into a left shifter depending on the decoder input. The shifter then outputs the fully left shifted data, and then a hardcoded shifter shifts the bits 24 times to the right. To determine sign, the 32<sup>nd</sup> bit is stripped in between the first output and the second shifter input, and is read at an and gate. If the second input to the and gate is a 1(meaning we want a signed extension) it will propagate the 1 bit to the second shifter if, and only if that 31<sup>st</sup> bit from the first output was a 1. The Word shifter, not show is the same, except with only two possible offsets, and 16 bit shifts only.

You can see in the testbench when the sign bit is 1, and the 32<sup>nd</sup> bit is 1, it sign extends, and you can also see, depending on the offset, 0,1,2,3 it will grab different bytes of the

input data, 00 = byte 1, 01 = byte 2 etc. the shift amount is determined on the byte shifter form the alu out bits [1:0] and for the word shifter, it uses bit (1) only

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?



**Overflow** – Overflow is calculated in the adder/sub component in the adder specifically. It it calculated by xoring the N bit and the N-1 bit, or the msb bits and the msb bit-1. The carry out of the msb bit must be equal to the carry in or its considered an overflow, and

the msb has changed when it should not have, otherwise, we have surpassed the most representable number.

**Zero** – overflow is calculated in the adder subtractor part of the ALU, and a flag is thrown when the output is equal to 0 from here. Otherwise the output is 0 on the flag.

[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

<b>≦</b> 1 -	Msgs									
/tb_alu/uut/N	32'h20	20								
	32'hB2D05E00	00000001	00000003	00000002	00000008	FFFFFFF	X0F0F0F0F	FFFF000F	FFF00A01	B2D05E00
	32'hB2D05E00	00000001		100000004	00000100	00000000	FFFFFFFF	F0F0000F	FFF00A02	B2D05E00
🗜 🔩 /tb_alu/uut/o_ALU_I_Result	32'h65A0BC00	00000002	00000002	00000010	00000001	FFFFFFF	F0F0F0F0	0000FFF0	FFF00A00	65A0BC00
🗫 /tb_alu/uut/i_ALU_Ctl	6'h00	10	18	12	11	14	15	16	13	10
/tb_alu/uut/o_ALU_Carry										
/tb_alu/uut/o_ALU_Zero										
/tb_alu/uut/o_ALU_Overflow						$\rightarrow$				
■-/tb_alu/uut/w_AND	32'hB2D05E00	00000001		00000000			0F0F0F0F	F0F0000F	FFF00A00	B2D05E00
3-<> /tb_alu/uut/w_OR	32'hB2D05E00	00000001	00000003	100000006	00000108	EREFEREE		FFFF000F	FFF00A03	B2D05E00
/tb_alu/uut/w_XOR	32'h00000000	00000000	00000002	100000006	00000108	FEFFFFFF	FOFOFOFO	[0F0F0000]	00000003	00000000
T-> /tb_alu/uut/w_NOR	32'h4D2FA1FF	FFFFFFF	FFFFFFC	TEFFFFF9	FFFFFEF7	00000000		10000FFF0	000FF5FC	4D2FA1FF
♪-/tb_alu/uut/w_Shift		00000002	00000008	100000010	00000001	00000000	0001FFFF	100078000	7FF80501	B2D05E00
🛚 🔷 /tb_alu/uut/w_AddSub		00000002	00000002	100000006	00000108	FEFFEFF	X0F0F0F0E	F0EF001E	FFE01403	\$65A0BC00
🕽 🔷 /tb_alu/uut/w_Lui	32'h5E000000	00010000		100040000	01000000	00000000	TFFFF0000	000F0000	0A020000	\$5E000000
	32'h65A0BC00	00000002	00000002	100000006	00000108	FFFFFFF	X0F0F0F0E	F0EF001E	FFE01403	\$65A0BC00


To keep things simple, I just did a simple test for everything put together. More extensive tests were done on individual parts, So all this was is a matter of throwing everything together with a mux selector and then watching the magic happen. You can see from left to Right, using ALU A, B, then result to see what came out. From left to right, each change of number, signals a change of operation. Add, subtract, bit shift B by A left, B by A right, OR, XOR, NOR, AND, AND, Add with overflow, and ADDU without overflow with the same numbers. You can see they are controlled by the ALU\_CTL bits, which for the most part just handle the switching of the mux. So everything is used every cycle, however, only what we want leaves the ALU. You can also see here that the Zero is never triggered, and the ALU overflow is only triggered when the regular add is done and not the addu.

### [Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

Please let me know if we need to make another test bench for the ALU, but for this, we are just showing you again, what we had done earlier. The reason no additional Testbench for the ALU were done was because additional Testing on all the individual components added were done. The Adders had been tested for overflow, and the adder subtractor has been tested and confirmed to work with the zero flag. Because the adder subtractor uses addition to subtract, and the internal components to get to the adder overflow had been tested quite well, with edge cases prior to this lab. So, we had come to the conclusion that the adder and subtractor were working good, and no unexpected behavior has or had arisen during this lab. The following are test cases from the AND gate, or gate, nor gate, and xor gate, mux8t1, and the shifter has already been mentioned

above so I Will leave that out. All testbenches have been included in the report in a file called ALU, there are additional sub sections for the test benches to be tried and ran if needed. Let me know if you'd like us to resubmit with a more comprehensive test bench, however, because of the time of writing this, we have already finished all the provided tests, I don't see the need to.

**AND** here is an and gate at working being test on every bit, both bits from A and B must be 1 for the output to be a 0.



**OR** here you can see the test benches for the OR gate being tested on every bit, for correctness, you can see if 1 or both bits are 1, the output is 1, else 0.

📰 Wave - Default =====								33333			=
<b>1 1 1 1 1 1 1 1 1 1</b>	Msgs										
→ /or_n_tb/i_A  • · · · · · · · · · · · · · · · · · ·	32'hAAAAAAAA	000000	00	FFFFF	FF	000000	00	FF	AAAAA	AAA	
→ /or_n_tb/i_B  →	32'h55555555	000000	00			FFFFF	FF		555555	555	
<u>∓</u> → /or_n_tb/o_Out	32'hFFFFFFFF	000000	00	FFFFF	FF						


**XOR** – here you can see a basic xor gate at work, one or the other but not both will trigger an output of 1.

<b>&amp;</b> i ↓	Msgs					
/xor_n_tb/i_A	32'h55555555	00000000	FFFFFFFF	00000000	FFFFFFFF	AAAAAAA
→ /xor_n_tb/i_B  → /xor_n_tb/i_B	32'hAAAAAAAA	00000000		FFFFFFFF		55555555
_ → /xor_n_tb/o_out	32'hFFFFFFFF	00000000	FFFFFFF		00000000	FFFFFFFF
	(d) (m)					

**NOR** - You can see here, line 1 = A, line 2 = input b, line 3 = output, only a 0, 0 will trigger a 1 output.



**Mux8t1\_N** – Here you can see the 8 to 1 being tested for 32 bits, each select line is triggered and the output can be seen below. 0 = w0, 1=w1...



SHIFTER - Testbench can be seen above, in earlier section of report.


**ALU-** Below is the test bench for the ALU, as I mentioned above, because of our design approach to test everyhting individually, and because of the simple construction of our

ALU, and armed with the knowneledge of more gueling test benches coming up once everything is assembled we choose to wait to test it more exetesivly, as It would take a lot of time, and the basic component testing has already been done quite well, so, since evrything was able to be seen clearly switching between eachother, we stopped here with the ALU Testing.

<u> </u>	Msgs									
↓ /tb_alu/uut/N	32'h20	20								
	32'hB2D05E00	00000001	00000003	00000002	8000000	FFFFFFF	0F0F0F0F	FFFF000F	FFF00A01	B2D05E00
	32'hB2D05E00	00000001		00000004	00000100	00000000	FFFFFFF	F0F0000F	FFF00A02	B2D05E00
■ ★ /tb_alu/uut/o_ALU_I_Result	32'h65A0BC00	00000002	00000002	00000010	00000001	FEFFFFF	F0F0F0F0	0000FFF0	FFF00A00	[65A0BC00
■   /tb_alu/uut/i_ALU_Cti	6'h00	10	18	12	11	14	15	16	13	10 0
/tb_alu/uut/o_ALU_Carry		$\perp$								
/tb_alu/uut/o_ALU_Zero										
/tb_alu/uut/o_ALU_Overflow										
■ /tb_alu/uut/w_AND	32'hB2D05E00	00000001		(00000000			X0F0F0F0F	F0F0000F	FFF00A00	B2D05E00
	32'hB2D05E00	00000001	00000003	00000006	00000108	FFFFFFF		FFFF000F	FFF00A03	B2D05E00
■→ /tb_alu/uut/w_XOR	32'h00000000	00000000	00000002	00000006	00000108	FEFFFFF	F0F0F0F0	0F0F0000	00000003	00000000
	32'h4D2FA1FF	FFFFFFF	FFFFFFC	FFFFFFF9	FFFFFEF7	00000000		0000FFF0	000FF5FC	4D2FA1FF
■ // tb_alu/uut/w_Shift	32'hB2D05E00	00000002	00000008	00000010	100000001	00000000	0001FFFF	00078000	7FF80501	B2D05E00
■ → /tb_alu/uut/w_AddSub	32'h65A0BC00	00000002	00000002	100000006	100000108	FFFFFFF	I OFOFOFOE	F0EF001E	FFE01403	165A0BC00
	32'h5E000000	00010000		00040000	01000000	00000000	FFFF0000	000F0000	I 0A020000	\$5E000000
■  /tb_alu/uut/w_add_sub_sit	32'h65A0BC00	00000002	00000002	X00000006	00000108	(FFFFFFFF	X0F0F0F0E	F0EF001E	FFE01403	[65A0BC00

[Part 3] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1 base test.s.



Seen above are the addTests (58-138), andTests (138-178), swTest (178-198), loadTests1 (198-238), and orTests (238-378). As you can see the two instructions to the right of the red line, the ext\_ctl is 1 due to those instructions being addi instructions and then 0 after because add does not require sign extension of immediates. The ext\_o signal is also outputting the correct data (0x64=100d for the first instruction and 0xFFFFFFFF=-1d for the second instruction). For the RegDst signal, it is 0 for the first two instructions because I-type instructions write to Rt and 0 for the second two instructions because R-

type instructions write to Rd. The RegWrData also shows the correct data for each instruction.

For the and instruction you can see that the rs/rt\_data\_o is showing what was just calculated in the add instructions. Both and instructions have ext\_o as 0 because they don't sign extend. The values in RegWrData are what I'd expect to see from this instruction.

For the sw instruction I see that the DMemWr signal has gone from 0 to 1, which is exactly what I expect, and the RegWr signal goes from 0 to 1. The DMemData is the value from \$t0 as expected.

The load tests reset the DMemWr signal to 0 and set the RegWr signal to 1. ALU\_Src is 1 because an immediate is used for both load instructions.

For every or instruction we see that the RegWr is always 1, DMemWr is always 0, the ext\_ctl is always 0 except for psuedo instructions. All Data outputs are what I would expect to see.



Above are the tests for shift (378-518), sub (518-618) and load 2 (618-698).

For the first shift test I see that all non ALU signals are 0 except for RegWr which is expected since shifting is done in the ALU. For the second shift test I see ext\_ctl is 1 and so is Alu\_Src which is expected because it's an I-type instruction. For the shift instructions after the addi instruction I the STD\_SHIFT is 1 which is accurate because they are non-conditional shifts.

The first two instructions after the shift tests have an ext\_ctl and Alu\_Src of 1 because they are addi instructions, setting values in registers for the sub tests. We can see in the first sub test we have 10-8 which yields 2 in the RegWrData output, and in the second sub test we have 8-10 which yileds -2 in the RegWrData. For the subu test, the RegWrData is the same as the previous test but will show up as positive in future tests. The control bits for the sub tests are as expected.

For the load2 tests, the first two instructions are signed as we can see with the ext\_ctl bit being 1 and the second two instructions are unsigned as seen with the ext\_ctl bit being 2. Since lb uses an immediate, the Alu\_Src is 1. All other control bits appear as expected.

<u> </u>	Msgs								
∳ ICLK	0								$\Box$
iRST	0								
<b>I</b> -♠ oALUOut	32'hFFFFFF28	11001000C	00000001	100000004	100000010	100000000	IFFFFF280	LEFFEFE28	100000000
	0 32'hFFFFFF28	10010000	00000001	100000004	00000010	00000000	FEEEE	FEEEEE	100000000
	32'hFFFFFE280		100000040			.00000000			100000000
	32'h00000000		100000040			00000040			
s_DMelliout s RegWr	1	0000000	00000040	,00000000	00000000	00000040	00000000	, 00000000	100000040
■ s RegWrAddr	5'd11	111	18	115	19	110	18	11	10
■ → s RegWrData	32'hFFFFFF28		100000001						
■ → s IMemAddr	32'h0040009C								1004000A0
	32'h0040009C								I004000A0
■ → s Inst	32'h01E85807								150000000
s Halt	0								
	0								
s STD SHIFT	0								
■ ◆ s ALU Cti	8'h09	10			02	01	10	09	100
	2'h0	2	0						
■ → s RegDst	2'h1	6			1		0	1	10
s Branch	0								
s_Alu_Src	0								
<pre>s_ext_ctl</pre>	0								
w_mux_reg_rtn	32'hFFFFFF28	00000000	00000001	00000004	00000010	00000000	FFFFF280	FFFFFF28	00000000
■→ w_mux1_alu_rtn	32'hFFFFF280	0000000C	00000001	00000004	00000001		FFFFF280	FFFFF280	100000000
→ w_mux7_alu_rtn  → w_mux7_alu_rtn	32'h00000004	10010000	00000000		00000004		00000000	00000004	00000000
<b></b> → w_dmem_lh	32'h00000000	00000000	00000040						
.→ w_dmem_lb	32'h00000000	00000000		00000000	00000000	00000040	00000000	00000000	00000040
<b>⊞</b> - <b>♦</b> s_pc_p4	32'h004000A0		0040008C						
💌 🔷 s_rs_data_o	32'h00000004		00000000		00000004				100000000
→ s_rt_data_o  s_rt_data_o	32'hFFFFF280		00000040						100000000
s_ext_o	32'h00005807	0000000C	00000001	00000004	00004804	00005006	FFFFF280	00005807	100000000
s_ALU_Carry	0								
s_ALU_Zero	0								
<u>■</u> -  s_mux7_iD1	32'h00000160	00000000			00000120	00000140	03FFFFCA	00000160	00000000
≗ 🐺 ⑥ Now	840 ns	70	One	1 1 1	750 ns		I I I I	l I I I	11111
€ <- la instr	58 ns		0 110		130113		- 001	7113	
	138 ns								
→ <- AND Tests	178 ns								
5 ✓ sw Test	198 ns								
	238 ns								
🕤 🥕 👄 💛 <- load Tests									
	378 ns								
	378 ns 518 ns								
of the state of t	518 ns	80 ns	ns		12	10 ns			


Above are the final tests which are shift variable tests from 698-818 and the halt instruction right after. The first two instructions in this section are addi instructions, setting register \$t0 to 1 and \$t7 to 4 which is the value to be shifted by. The RegWrData is showing the expected values for these instructions and as expected, all non Alu control bits besides RegWr are 0 as shifting happens only in the ALU. The last instruction is testing the srav and we can see that sign extension is happening because the sign extension bit is 1 in the ALU control signals.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.



Above is the waveform for the control flow tests. The first two instructions are using add to get values in the registers, and the the following tests upuntil the s\_Jump signal becomes 1 are beq and bne tests. When the s\_Jump signal first becomes 1, that is an unconditional jump which jumps to a jal instruction which jumps backwards and links to a jr instruction which then returns to the halt instruction. This way we could test all the jump instructions in only 3 lines of code.


#### THE TOP PHOTO IS FOR LOOKING AT THE DMemWr PATTERN ONLY ON A LARGER SCALE, PLEASE READ BELOW FOR CONTEXT.



While it was kind of hard to show this in an easy to understand way while describing it in terms of wave forms, you can see that every time the DMemWr is enabled, we give 2 memory addresses, each 4 apart(Middle photo). This is done during the Swap part of the code, this indicates that a swap of two numbers was needed and we wrote the swap to memory, the new address. Then, as we get further and further down the line of swaps, the need to swap happens less and less(Bottom photo shows the dmem Write Enable being toggled until it stops near the end of the program) we then compounded this data and confirmed it to being working correctly as it also had been given a pass by running the test simulation tool we had been given for this lab.



If you look at this photo things become more clear. You can see that when a swap is determined, the ALU\_Zero, Branch, and MemWrite all happen in the same sequences. Branch, Zero, Write. This is then compounded by the fact the number 100 in this case is always on the right, and a new lower than 100 number is on the left, the reason is because it is swapping, then comparing the higher number to the next number, and if needed swapping again.



In this last photo, where the lines are youre able to confirm their location in the array being written to as well, and you will notice, it writes to N then N+4, both times, this is because of them being word aligned, and each being written to every 32 bits in their memory location in the array.

[Part 4] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?

-Max: 24.74mhz Clk Constraint: 20.00ns Slack: -20.42ns

- To improve the Freq We would probably have to make adjustments to the ALU, as currently the ALU houses a ton of signals and logic things going on, how to improve it, currently I am unsure, however, I see the ALU as being the major thing that every single instruction has to go through, this could maybe be changing from a ripple carry adder to a look ahead, or maybe finding a faster way to shift bits inside the ALU. The next option would be to update the memory access, but given how that was a given to us file, I wouldn't know where to start on updating it, so I didn't choose that. **After looking at the Synth report, it does look like DMEM took the longest** to go through as well.

