

# CprE 381: Computer Organization and Assembly-Level Programming

## Project Part 1 Report


Team Members: Alek Norris

Drew Kearns

Project Teams Group #: Term Proj1\_2\_07

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.




[Part 2 (a.i)] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the  $N$  control signals needed by your datapath implementation. The end result should be an  $N \times M$  table where each row corresponds to the output of the control logic module for a given instruction.

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	
Instruction	ALU Operation	Instruction Type	Opcode (Binary) [31:26]	Funct (Binary) [5:0]	o_halt	o_std_shift[1]	o_aluOp [1, ALU and [1]	o_aluOp [1, ALU C [1]	o_aluOp [2]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]	o_aluOp [1]
add	add	R	"100000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
addi	addi	I	"001000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
addw	addw	R	"100001"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
and	and	R	"100100"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
andi	andi	I	"001100"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
lui	lui	I	"001111"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
lw	lw	I	"100011"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
lwr	lwr	R	"101111"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
srl	srl	R	"000001"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
srlw	srlw	R	"001111"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"001110"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
or	or	R	"100101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
ori	ori	I	"001101"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slt	slt	R	"101010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
slti	slti	I	"001010"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sll	sll	R	"000000"	"-----"	0	0	0	0	0	0	0	0	0	0	0	0	0	Pass
sllw	sllw	R	"00111															

The fetch logic needs to be able to jump to a new instruction address, branch to a new instruction address, and return to an instruction address after a jr instruction is called, as well as doing the normal PC+4 operation. Jumping to a new instruction address will happen when a jump instruction (j) is called or a jump and link instruction (jal). These both perform the same jump operation in the fetch logic and the only difference is that the fetch logic output o\_pc\_p4 is stored in \$31 after a jal instruction is called. The fetch logic will need to branch after a branch if not equal (bne) or a branch if equal (beq) instruction is called. The bne and beq operations are handled in the ALU and output a 1-bit control signal called o\_branch that is fed into the fetch logic at MUX2. For a jump return (jr) instruction, the return address is fed into the 1 option in MUX6 as well as the control signal for a jr instruction.

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

The fetch logic is what is not covered below. It has 8 inputs; 5 control bits which are: i\_jump\_C, i\_jr\_ra\_C, i\_CLK, i\_RST, i\_branch; and 3 other inputs which are: i\_instr\_25t0, i\_ext\_imm, and i\_jr\_ra\_pc\_next. The two outputs are o\_pc\_next which is fed directly into the instruction memory and o\_pc\_p4 which is fed to a MUX that will write to register \$31 when a jal instruction is called.




[Part 2 (b.iii)] In your writeup, describe the execution of the instructions in your writeup. Use the DataSim tool to test your design and show the results of the execution of the instructions in your writeup.




we want to shift left, it first flips all the bits around, does a normal right shift, and then flips the bits back. This way, we end up with a shifter that can go both left and right.


[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.



You can see here that when direction is 1(right) and the Control bit (logical), is set to 0 the the value decreases by dividing by 2 each time, until we get to 0. This is expected.



Here you can see that when the direction is set to 0, and the shift type is set to 1(logical), a normal bit shift occurs, shifting the bit to the left by 1 place, effectively doubling the value at every shift, the opposite of the above example.



In this example you can the right shift at work with the control bit set to 1 for arithmetic, in this setting the shifter adds a bit to the msb slot and removes one from the lsb slot each time. When adding bits, because a 1 is set in the msb at start, the shifter adds a 1 bit every time.

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

The Design approach we took was to first figure out what all the major things we needed to finish the design were. We then broke them down into smaller parts such as the ALU, control, Fetch logic, and register. Anything outside these were considered extra things needing to be implemented on the overall processor design.


We then go to work making and testing the individual parts separately with testing, and building up to throwing it all together. Once thrown together we were able to start running some real test benches with the provided tests and verify what we had working and what we didn't have working. The following is a list of additional things we needed to implement.

Mux4t1\_N, Mux8t1\_N, Nor\_N, Or\_N, Xor\_N, And\_N, mux32t1, ByteShifter, and WordShifter ... as well as I'm sure there's some missing.

One of the design choices we decided to make was implementing a ByteShifter, and a WordShifter, these both work similarly, but do different things. Because of once everything was assembled, and all the basic ALU components passed their test, as well as LW, we needed a way to be able to implement a Lb, lbu, lh, and lhu. After looking at the outputs it became clear the we had the right chunk of memory, but not the right piece we

were looking for, and because we knew that our CPU was word addressable there must be another way, outside of the ALU and DMEM to get the desired output. So that's why we came up with these decoders. These decoders sit just between the mux used for Mux2reg(mux4 in our design) and the DMEM. These decoders then, in parallel hook up to the dmem and the alu output, and then into the mux4t1\_N we implemented. Then depending on a ctl signal from the controller, picks between the decoders or the regular outputs etc. if Byte decoder is selected, it pulls off the desired byte, with offset. Then pads depending on the MSB and an ext type control signal. The word decoder works the same, but instead of having 4 offset possibilities, it only has 2. It also relies on bit (1) of the alu out to determine the shift amount, while the byte decoder relies on bits [1:0]

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



Showing the ByteShifter Above, and the test bench that was designed for it. The shifter works by having a decoder as the base, that is hooked up to an offset input. The offset input comes in, is decoded into an offset of 5 bits, then feeds into a left shifter depending on the decoder input. The shifter then outputs the fully left shifted data, and then a hardcoded shifter shifts the bits 24 times to the right. To determine sign, the 32<sup>nd</sup> bit is stripped in between the first output and the second shifter input, and is read at an and gate. If the second input to the and gate is a 1(meaning we want a signed extension) it will propagate the 1 bit to the second shifter if, and only if that 31<sup>st</sup> bit from the first output was a 1. The Word shifter, not show is the same, except with only two possible offsets, and 16 bit shifts only.

You can see in the testbench when the sign bit is 1, and the 32<sup>nd</sup> bit is 1, it sign extends, and you can also see, depending on the offset, 0,1,2,3 it will grab different bytes of the input data, 00 = byte 1, 01 = byte 2 etc. the shift amount is determined on the byte shifter from the alu out bits [1:0] and for the word shifter, it uses bit (1) only

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is s\_l\_t implemented?







Wave - Default		Msgs									
+	/or_n_tb/i_A	32'hAAAAAAAA	00000000	FFFFFFF	00000000	FFFFFFF	AAAAAAA				
+	/or_n_tb/i_B	32'h55555555	00000000		FFFFFFF		55555555				
+	/or_n_tb/o_Out	32'hFFFFFFF	00000000	FFFFFFF							

**XOR** – here you can see a basic xor gate at work, one or the other but not both will trigger an output of 1.

		Msgs									
+	/xor_n_tb/i_A	32'h55555555	00000000	FFFFFFF	00000000	FFFFFFF	AAAAAAA				
+	/xor_n_tb/i_B	32'hAAAAAAAA	00000000		FFFFFFF		55555555				
+	/xor_n_tb/o_out	32'hFFFFFFF	00000000	FFFFFFF		00000000	FFFFFFF				

**NOR** - You can see here, line 1 = A, line 2 = input b, line 3 = output, only a 0, 0 will trigger a 1 output.

00000000000000000000000000000000	11111111111111111111111111111111	00000000000000000000000000000000	11111111111111111111111111111111	10101010101010101010101010101010
00000000000000000000000000000000	11111111111111111111111111111111			01010101010101010101010101010101
FFFFFFF	00000000			

**Mux8t1\_N** – Here you can see the 8 to 1 being tested for 32 bits, each select line is triggered and the output can be seen below. 0 = w0, 1=w1....


		Msgs									
+	/mux8t1_n_tb/w0	32'h00000000	00000000								
+	/mux8t1_n_tb/w1	32'h00000001	00000001								
+	/mux8t1_n_tb/w2	32'h00000002	00000002								
+	/mux8t1_n_tb/w3	32'h00000003	00000003								
+	/mux8t1_n_tb/w4	32'h00000004	00000004								
+	/mux8t1_n_tb/w5	32'h00000005	00000005								
+	/mux8t1_n_tb/w6	32'h00000006	00000006								
+	/mux8t1_n_tb/w7	32'h00000007	00000007								
+	/mux8t1_n_tb/s0	1									
+	/mux8t1_n_tb/s1	1									
+	/mux8t1_n_tb/s2	1									
+	/mux8t1_n_tb/y	32'h00000007	00000000	00000001	00000002	00000003	00000004	00000005	00000006	00000007	

**SHIFTER** – Testbench can be seen above, in earlier section of report.


**ALU**- Below is the test bench for the ALU, as I mentioned above, because of our design approach to test everything individually, and because of the simple construction of our ALU, and armed with the knowlege of more gueling test benches coming up once everything is assembled we choose to wait to test it more exetesivly, as It would take a lot of time, and the basic component testing has already been done quite well, so, since evrything was able to be seen clearly switching between eachother, we stopped here with the ALU Testing.

		Msgs									
+	/b_alutwN	32'h20	20								
+	/b_alutw ALU_A	32'hB2D05E00	00000001	00000003	00000002	00000008	FFFFFFF	0F0F0F0F	FFFF000F	FFFD0A01	B2D05E00
+	/b_alutw ALU_B	32'hB2D05E00	00000001		00000004	00000108	00000000	FFFFFFF	FFFF000F	FFFD0A03	B2D05E00
+	/b_alutw ALU_L_Result	32'h65A0BC00	00000002	00000002	00000010	00000001	FFFFFFF	0F0F0F0F	0000FFFF	FFFD0A00	65A0BC00
+	/b_alutw ALU_Cil	6'h00	10	18	32	11	14	15	16	19	10
+	/b_alutw ALU_Carry	1									
+	/b_alutw ALU_Zero	0									
+	/b_alutw ALU_Overflow	0									
+	/b_alutw AND	32'hB2D05E00	00000001		00000000			0F0F0F0F	0F0F000F	FFFD0A00	B2D05E00
+	/b_alutw OR	32'hB2D05E00	00000001	00000003	00000006	00000108	FFFFFFF	FFFF000F	FFFD0A03	B2D05E00	
+	/b_alutw XOR	32'h00000000	00000000	00000002	00000006	00000108	FFFFFFF	0F0F0F0F	0F0F0000	00000003	00000000
+	/b_alutw NOR	32'h02FA1FF	FFFFFFF	FFFFFFF	FFFFFFF	FFFFFFF	00000000	0000FFFF	0000FFFF	0000FFFF	0000FFFF
+	/b_alutw Shift	32'hB2D05E00	00000002	00000008	00000010	00000001	00000000	0001FFFF	00078000	7FFD0501	B2D05E00
+	/b_alutw AddSub	32'h65A0BC00	00000002	00000002	00000006	00000108	FFFFFFF	0F0F0F0F	0F0F001E	FFFD1403	65A0BC00
+	/b_alutw Lui	32'h5E000000	00010000		00040000	01000000	00000000	FFFF0000	000F0000	0A020000	5E000000
+	/b_alutw add_sub_slt	32'h65A0BC00	00000002	00000002	00000006	00000108	FFFFFFF	0F0F0F0F	0F0F001E	FFFD1403	65A0BC00

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.



[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the




stack is at least 4). Name this file Proj1\_cf\_test.s.

Above is the waveform for the control flow tests. The first two instructions are using add to get values in the registers, and the the following tests upuntil the s\_Jump signal becomes 1 are beq and bne tests. When the s\_Jump signal first becomes 1, that is an unconditional jump which jumps to a jal instruction which jumps backwards and links to a jr instruction which then returns to the halt instruction. This way we could test all the jump instructions in only 3 lines of code.


[Part 3 (c)] Create and test an application that sorts an array with  $N$  elements using the BubbleSort algorithm ([link](#)). Name this file Proj1\_bubblesort.s.

THE TOP PHOTO IS FOR LOOKING AT THE DMEMWR PATTERN ONLY



ON A LARGER SCALE, PLEASE READ BELOW FOR CONTEXT.

While it was kind of hard to show this in an easy to understand way while describing it in terms of wave forms, you can see that every time the DmemWr is enabled, we give 2 memory addresses, each 4 apart(**Middle photo**). This is done during the Swap part of the code, this indicates that a swap of two numbers was needed and we wrote the swap to memory, the new address. Then, as we get further and further down the line of swaps, the need to swap happens less and less(**Bottom photo shows the dmem Write Enable being toggled until it stops near the end of the program**) we then compounded this data and confirmed it to being working correctly as it also had been given a pass by



running the test simulation tool we had been given for this lab.

If you look at this photo things become more clear. You can see that when a swap is determined, the ALU\_Zero, Branch, and MemWrite all happen in the same sequences. Branch, Zero, Write. This is then compounded by the fact the number 100 in this case is always on the right, and a new lower than 100 number is on the left, the reason is because it is swapping, then comparing the higher number to the next number, and if needed swapping again.

