

# Project Part 1 Report

Team Members: Alek Norris


---

Drew Kearns

Project Teams Group #: Term Proj1 2 07

*Refer to the highlighted language in the project 1 instruction for the context of the following questions.*

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.



[Part 2 (a.i)] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the  $N$  control signals needed by your datapath implementation. The end result should be an  $N \times M$  table where each row corresponds to the output of the control logic module for a given instruction.

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R
Instruction	ALU Operation	Instruction Type	Decode (Binary) 31-24	Func (Binary) 5-0	Control Signals												
					o_halt	o_std_shift[1]	o_ALUC[4:enc][5]	o_ALUC[5:ALU_C][6]	o_MemRead[2]	o_MemWrite[1]	o_RegWrite[1]	o_RegDst[2]	o_Jump[1]	o_ext_C[1]	o_ext_C[1]	o_F[1]	Tests Pass Or Fail
add	add	R	"00000"	"100000"	0	0	0	0	00010000	0	1	0	0	0	0	0	Pass
add	add	I	"001000"	"000000"	0	0	0	0	00010000	0	1	0	0	0	0	0	Pass
add	add	I	"001001"	"000000"	0	0	0	0	00000000	0	0	0	0	0	0	0	Pass
add	add	R	"000000"	"10000100"	0	0	0	0	00000000	0	0	0	0	0	0	0	Pass
add	add	R	"000000"	"10001000"	0	0	0	0	00000011	0	0	0	0	0	0	0	Pass
add	add	I	"001100"	"00000000"	0	0	0	0	00000011	0	0	0	0	0	0	0	Pass
add	add	I	"001111"	"00000000"	0	0	0	0	00010111	0	0	0	0	0	0	0	Pass
be	add	I	"100001"	"00000000"	0	0	0	0	00010000	1	0	0	0	0	0	0	Pass
nor	nor	R	"000000"	"101111"	0	0	0	0	00000110	0	0	0	0	0	0	0	Pass
nor	nor	R	"100110"	"00000000"	0	0	0	0	00000101	0	0	0	0	0	0	0	Pass
nor	nor	I	"001100"	"00000000"	0	0	0	0	00000101	0	0	0	0	0	0	0	Pass
or	or	R	"000000"	"100101"	0	0	0	0	00000100	0	0	0	0	0	0	0	Pass
or	or	I	"001101"	"00000000"	0	0	0	0	00000100	0	0	0	0	0	0	0	Pass
sl	sl	R	"000000"	"101010"	0	0	0	0	00111000	0	0	0	0	0	0	0	Pass
sl	sl	I	"001010"	"00000000"	0	0	0	0	00111000	0	0	0	0	0	0	0	Pass
sl	sl	R	"000000"	"00000000"	0	0	0	0	00000010	0	0	0	0	0	0	0	Pass
sl	sl	R	"000000"	"00000000"	0	0	0	0	00000001	0	0	0	0	0	0	0	Pass
sl	sl	R	"000000"	"00000000"	0	0	0	0	00000000	0	0	0	0	0	0	0	Pass
sw	add	I	"101011"	"00000000"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	sub	R	"000010"	"100010"	0	0	0	0	00011000	0	0	0	0	0	0	0	Pass
sub	sub	R	"000000"	"100011"	0	0	0	0	00001000	0	0	0	0	0	0	0	Pass
sub	sub	I	"000100"	"00000000"	0	0	0	0	11001000	0	0	0	0	0	0	0	Pass
sub	sub	I	"000101"	"00000000"	0	0	0	0	11001000	0	0	0	0	0	0	0	Pass
sub	add	I	"000010"	"00000000"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	add	I	"000000"	"100100"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	add	I	"100000"	"00000000"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	add	I	"100001"	"00000000"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	add	I	"100100"	"00000000"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	add	I	"100101"	"00000000"	0	0	0	0	00010000	0	0	0	0	0	0	0	Pass
sub	add	R	"000000"	"000100"	0	0	0	0	00000001	0	0	0	0	0	0	0	Pass
sub	add	R	"000000"	"000111"	0	0	0	0	00000000	0	0	0	0	0	0	0	Pass
sub	add	R	"000000"	"001010"	1	0	0	0	00001001	0	0	0	0	0	0	0	Pass
ALU Control Signals					[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
BQC					Branch				Shift Logical or not				MUX Selector				
RegDst					[00]	[01]	[10]	[11]									
Mux for R1, R2, or #31					rd				Hard-coded reg 31				Hard-coded reg 31				
MemWraking					[00]	[01]	[10]	[11]									
Mux for Lw, Sw, B, Bw					ALU Return				Lb, Lbu				Uh, Lhu				
					Memory Return												

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).

		f800																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		00																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
▣ #b_controlerhw_instruct1_26		0h00																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
▣ #b_controlerhw_instruc0_5		0h26		10	12	14	17	18		19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30	31	32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73	74	75	76	77	78	79	7A	7B	7C	7D	7E	7F	80	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F	90	91	92	93	94	95	96	97	98	99	9A	9B	9C	9D	9E	9F	100	101	102	103	104	105	106	107	108	109	10A	10B	10C	10D	10E	10F	110	111	112	113	114	115	116	117	118	119	11A	11B	11C	11D	11E	11F	120	121	122	123	124	125	126	127	128	129	12A	12B	12C	12D	12E	12F	130	131	132	133	134	135	136	137	138	139	13A	13B	13C	13D	13E	13F	140	141	142	143	144	145	146	147	148	149	14A	14B	14C	14D	14E	14F	150	151	152	153	154	155	156	157	158	159	15A	15B	15C	15D	15E	15F	160	161	162	163	164	165	166	167	168	169	16A	16B	16C	16D	16E	16F	170	171	172	173	174	175	176	177	178	179	17A	17B	17C	17D	17E	17F	180	181	182	183	184	185	186	187	188	189	18A	18B	18C	18D	18E	18F	190	191	192	193	194	195	196	197	198	199	19A	19B	19C	19D	19E	19F	200	201	202	203	204	205	206	207	208	209	20A	20B	20C	20D	20E	20F	210	211	212	213	214	215	216	217	218	219	21A	21B	21C	21D	21E	21F	220	221	222	223	224	225	226	227	228	229	22A	22B	22C	22D	22E	22F	230	231	232	233	234	235	236	237	238	239	23A	23B	23C	23D	23E	23F	240	241	242	243	244	245	246	247	248	249	24A	24B	24C	24D	24E	24F	250	251	252	253	254	255	256	257	258	259	25A	25B	25C	25D	25E	25F	260	261	262	263	264	265	266	267	268	269	26A	26B	26C	26D	26E	26F	270	271	272	273	274	275	276	277	278	279	27A	27B	27C	27D	27E	27F	280	281	282	283	284	285	286	287	288	289	28A	28B	28C	28D	28E	28F	290	291	292	293	294	295	296	297	298	299	29A	29B	29C	29D	29E	29F	300	301	302	303	304	305	306	307	308	309	30A	30B	30C	30D	30E	30F	310	311	312	313	314	315	316	317	318	319	31A	31B	31C	31D	31E	31F	320	321	322	323	324	325	326	327	328	329	32A	32B	32C	32D	32E	32F	330	331	332	333	334	335	336	337	338	339	33A	33B	33C	33D	33E	33F	340	341	342	343	344	345	346	347	348	349	34A	34B	34C	34D	34E	34F	350	351	352	353	354	355	356	357	358	359	35A	35B	35C	35D	35E	35F	360	361	362	363	364	365	366	367	368	369	36A	36B	36C	36D	36E	36F	370	371	372	373	374	375	376	377	378	379	37A	37B	37C	37D	37E	37F	380	381	382	383	384	385	386	387	388	389	38A	38B	38C	38D	38E	38F	390	391	392	393	394	395	396	397	398	399	39A	39B	39C	39D	39E	39F	400	401	402	403	404	405	406	407	408	409	40A	40B	40C	40D	40E	40F	410	411	412	413	414	415	416	417	418	419	41A	41B	41C	41D	41E	41F	420	421	422	423	424	425	426	427	428	429	42A	42B	42C	42D	42E	42F	430	431	432	433	434	435	436	437	438	439	43A	43B	43C	43D	43E	43F	440	441	442	443	444	445	446	447	448	449	44A	44B	44C	44D	44E	44F	450	451	452	453	454	455	456	457	458	459	45A	45B	45C	45D	45E	45F	460	461	462	463	464	465	466	467	468	469	46A	46B	46C	46D	46E	46F	470	471	472	473	474	475	476	477	478	479	47A	47B	47C	47D	47E	47F	480	481	482	483	484	485	486	487	488	489	48A	48B	48C	48D	48E	48F	490	491	492	493	494	495	496	497	498	499	49A	49B	49C	49D	49E	49F	500	501	502	503	504	505	506	507	508	509	50A	50B	50C	50D	50E	50F	510	511	512	513	514	515	516	517	518	519	51A	51B	51C	51D	51E	51F	520	521	522	523	524	525	526	527	528	529	52A	52B	52C	52D	52E	52F	530	531	532	533	534	535	536	537	538	539	53A	53B	53C	53D	53E	53F	540	541	542	543	544	545	546	547	548	549	54A	54B	54C	54D	54E	54F	550	551	552	553	554	555	556	557	558	559	55A	55B	55C	55D	55E	55F	560	561	562	563	564	565	566	567	568	569	56A	56B	56C	56D	56E	56F	570	571	572	573	574	575	576	577	578	579	57A	57B	57C	57D	57E	57F	580	581	582	583	584	585	586	587	588	589	58A	58B	58C	58D	58E	58F	590	591	592	593	594	595	596	597	598	599	59A	59B	59C	59D	59E	59F	600	601	602	603	604	605	606	607	608	609	60A	60B	60C	60D	60E	60F	610	611	612	613	614	615	616	617	618	619	61A	61B	61C	61D	61E	61F	620	621	622	623	624	625	626	627	628	629	62A	62B	62C	62D	62E	62F	630	631	632	633	634	635	636	637	638	639	63A	63B	63C	63D	63E	63F	640	641	642	643	644	645	646	647	648	649	64A	64B	64C	64D	64E	64F	650	651	652	653	654	655	656	657	658	659	65A	65B	65C	65D	65E	65F	660	661	662	663	664	665	666	667	668	669	66A	66B	66C	66D	66E	66F	670	671	672	673	674	675	676	677	678	679	67A	67B	67C	67D	67E	67F	680	681	682	683	684	685	686	687	688	689	68A	68B	68C	68D	68E	68F	690	691	692	693	694	695	696	697	698	699	69A	69B	69C	69D	69E	69F	700	701	702	703	704	705	706	707	708	709	70A	70B	70C	70D	70E	70F	710	711	712	713	714	715	716	717	718	719	71A	71B	71C	71D	71E	71F	720	721	722	723	724	725	726	727	728	729	72A	72B	72C	72D	72E	72F	730	731	732	733	734	735	736	737	738	739	73A	73B	73C	73D	73E	73F	740	741	742	743	744	745	746	747	748	749	74A	74B	74C	74D	74E	74F	750	751	752	753	754	755	756	757	758	759	75A	75B	75C	75D	75E	75F	760	761	762	763	764	765	766	767	768	769	76A	76B	76C	76D	76E	76F	770	771	772	773	774	775	776	777	778	779	77A	77B	77C	77D	77E	77F	780	781	782	783	784	785	786	787	788	789	78A	78B	78C	78D	78E	78F	790	791	792	793	794	795	796	797	798	799	79A	79B	79C	79D	79E	79F	800	801	802	803	804	805	806	807	808	809	80A	80B	80C	80D	80E	80F	810	811	812	813	814	815	816	817	818	819	81A	81B	81C	81D	81E	81F	820	821	822	823	824	825	826	827	828	829	82A	82B	82C	82D	82E	82F	830	831	832	833	834	835	836	837	838	839	83A	83B	83C	83D	83E	83F	840	841	842	843	844	845	846	847	848	849	84A	84B	84C	84D	84E	84F	850	851	852	853	854	855	856	857	858	859	85A	85B	85C	85D	85E	85F	860	861	862	863	864	865	866	867	868	869	86A	86B	86C	86D	86E	86F	870	871	872	873	874	875	876	877	878	879	87A	87B	87C	87D	87E	87F	880	881	882	883	884	885	886	887	888	889	88A	88B	88C	88D	88E	88F	890	891	892	893	894	895	896	897	898	899	89A	89B	89C	89D	89E	89F	900	901	902	903	904	905	906	907	908	909	90A	90B	90C	90D	90E	90F	910	911	912	913	914	915	916	917	918	919	91A	91B	91C	91D	91E	91F	920	921	922	923	924	925	926	927	928	929	92A	92B	92C	92D	92E	92F	930	931	932	933	934	935	936	937	938	939	93A	93B	93C	93D	93E	93F	940	941	942	943	944	945	946	947	948	949	94A	94B	94C	94D	94E	94F	950	951	952	953	954	955	956	957	958	959	95A	95B	95C	95D	95E	95F	960	961	962	963	964	965	966	967	968	969	96A	96B	96C	96D	96E	96F	970	971	972	973	974	975	976	977	978	979	97A	97B	97C	97D	97E	9

For this part to verify everything was working, I just simply set up a test bench to push every single instruction code, in the image you can see the first half using changing in instructions [5:0] or the funct field for R types. For the second half using changing in instructions corresponding to [31:26] or the opcode for I and J type instructions. I then went through and verified I was seeing the correct output on each line for our excel sheet.

[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

TODO

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

TODO

[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.

TODO

[Part 2 (c.i.1)] Describe the difference between logical (`srl`) and arithmetic (`sra`) shifts. Why does MIPS not have a `sla` instruction?

The difference between logical (SRL) and arithmetic (SRA) right shifts lies in how the vacated positions are filled. In a logical shift right (SRL), the vacated positions are padded with zeros. Conversely, in an arithmetic shift right (SRA), the vacated positions are filled with the value of the most significant bit (MSB) to preserve the sign of the original number; this means if the MSB is 1 (indicating a negative number in two's complement), the shift operation pads with 1s. MIPS does not include a Shift Left Arithmetic (SLA) instruction primarily because arithmetic left shifts do not require sign bit management—left shifts by their nature multiply the number by two for each shift position, preserving the sign. Furthermore, adding an SLA instruction would complicate the instruction set without offering a significant benefit, as the logical shift left operation (SLL) already achieves the desired outcome without altering the number's sign.

[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.


It utilizes a hierarchical structure of 2-to-1 multiplexers (muxes) organized into five stages, each stage doubling the shifting ability from 1-bit shifts up to 16-bit shifts, allowing for shift amounts ranging from 0 to 31 bits. The type of shift (logical or arithmetic) is determined by a shift type signal, and the amount of shift is controlled by a 5-bit shift amount input. This design efficiently achieves variable bit shifting by selecting the appropriate path through the muxes based on the shift amount, with the fill bit for arithmetic shifts dynamically determined by the input's most significant bit (MSB).

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.


To make a right barrel shifter work both ways, we add a simple trick: flipping the bits around before and after shifting. There's a new input called "shift direction" that lets us

choose which way to shift. If we want to shift right, it just does its normal thing. But if we want to shift left, it first flips all the bits around, does a normal right shift, and then flips the bits back. This way, we end up with a shifter that can go both left and right.


[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.



You can see here that when direction is 1(right) and the Control bit (logical), is set to 0 the the value decreases by dividing by 2 each time, until we get to 0. This is expected.



Here you can see that when the direction is set to 0, and the shift type is set to 1(logical), a normal bit shift occurs, shifting the bit to the left by 1 place, effectively doubling the value at every shift, the opposite of the above example.



In this example you can the right shift at work with the control bit set to 1 for arithmetic, in this setting the shifter adds a bit to the msb slot and removes one from the lsb slot each time. When adding bits, because a 1 is set in the msb at start, the shifter adds a 1 bit every time.

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

The Design approach we took was to first figure out what all the major things we needed to finish the design were. We then broke them down into smaller parts such as the ALU, control, Fetch logic, and register. Anything outside these were considered extra things needing to be implemented on the overall processor design.


We then go to work making and testing the individual parts separately with testing, and building up to throwing it all together. Once thrown together we were able to start running some real test benches with the provided tests and verify what we had working and what we didn't have working. The following is a list of additional things we needed to implement.

Mux4t1\_N, Mux8t1\_N, Nor\_N, Or\_N, Xor\_N, And\_N, mux32t1, ByteShifter, and WordShifter ... as well as I'm sure there's some missing.

One of the design choices we decided to make was implementing a ByteShifter, and a WordShifter, these both work similarly, but do different things. Because of once everything was assembled, and all the basic ALU components passed their test, as well as LW, we needed a way to be able to implement a Lb, lbu, lh, and lhu. After looking at the

outputs it became clear the we had the right chunk of memory, but not the right piece we were looking for, and because we knew that our CPU was word addressable there must be another way, outside of the ALU and DMEM to get the desired output. So that's why we came up with these decoders. These decoders sit just between the mux used for Mux2reg(mux4 in our design) and the DMEM. These decoders then, in parallel hook up to the dmem and the alu output, and then into the mux4t1\_N we implemented. Then depending on a ctl signal from the controller, picks between the decoders or the regular outputs etc. if Byte decoder is selected, it pulls off the desired byte, with offset. Then pads depending on the MSB and an ext type control signal. The word decoder works the same, but instead of having 4 offset possibilities, it only has 2. It also relies on bit (1) of the alu out to determine the shift amount, while the byte decoder relies on bits [1:0]


[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



Showing the ByteShifter Above, and the test bench that was designed for it. The shifter works by having a decoder as the base, that is hooked up to an offset input. The offset input comes in, is decoded into an offset of 5 bits, then feeds into a left shifter depending on the decoder input. The shifter then outputs the fully left shifted data, and then a hardcoded shifter shifts the bits 24 times to the right. To determine sign, the 32<sup>nd</sup> bit is stripped in between the first output and the second shifter input, and is read at an and gate. If the second input to the and gate is a 1(meaning we want a signed extension) it will propagate the 1 bit to the second shifter if, and only if that 31<sup>st</sup> bit from the first output was a 1. The Word shifter, not show is the same, except with only two possible offsets, and 16 bit shifts only.

You can see in the testbench when the sign bit is 1, and the 32<sup>nd</sup> bit is 1, it sign extends, and you can also see, depending on the offset, 0,1,2,3 it will grab different bytes of the input data, 00 = byte 1, 01 = byte 2 etc. the shift amount is determined on the byte shifter from the alu out bits [1:0] and for the word shifter, it uses bit (1) only

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is `slt` implemented?



**Overflow** – Overflow is calculated in the adder/sub component in the adder specifically. It is calculated by xoring the N bit and the N-1 bit, or the msb bits and the msb bit-1. The carry out of the msb bit must be equal to the carry in or it is considered an overflow, and the msb has changed when it should not have, otherwise, we have surpassed the most representable number.

**Zero** – overflow is calculated in the adder subtractor part of the ALU, and a flag is thrown when the output is equal to 0 from here. Otherwise the output is 0 on the flag.

[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

[illegible]

To keep things simple, I just did a simple test for everything put together. More extensive tests were done on individual parts, So all this was is a matter of throwing everything together with a mux selector and then watching the magic happen. You can see from left to Right, using ALU A, B, then result to see what came out. From left to right, each change of number, signals a change of operation. Add, subtract, bit shift B by A left, B by A right, OR, XOR, NOR, AND, AND, Add with overflow, and ADDU without overflow with the same numbers. You can see they are controlled by the ALU\_CTL bits, which for the most part just handle the switching of the mux. So everyhting is used every cycle, however, only what we want leaves the ALU. You can also see here that the Zero is never triggered, and the ALU overflow is only triggered when the regular add is done and not the addu.

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

Please let me know if we need to make another test bench for the ALU, but for this, we are just showing you again, what we had done earlier. The reason no additional Testbench for the ALU were done was because additional Testing on all the individual components added were done. The Adders had been tested for overflow, and the adder subtractor has been tested and confirmed to work with the zero flag. Because the adder subtractor uses addition to subtract, and the internal components to get to the adder overflow had been tested quite well, with edge cases prior to this lab. So, we had come to the conclusion that the adder and subtractor were working good, and no unexpected behavior has or had arisen during this lab. The following are test cases from the AND gate, or gate, nor gate, and xor gate, mux8t1, and the shifter has already been mentioned above so I Will leave that out. All testbenches have been included in the report in a file called ALU, there are additional sub sections for the test benches to be tried and ran if needed. Let me know if you'd like us to resubmit with a more comprehensive test bench, however, because of the time of writing this, we have already finished all the provided tests, I don't see the need to.

**AND** here is an and gate at working being test on every bit, both bits from A and B must be 1 for the output to be a 0.

Wave - Default									
		Msgs							
	land_n_tbit_A	32hCCCCCCCC	00000000	FFFFFFFF			AAAAAAAA	F0F0F0F0	
	land_n_tbit_B	32h33333333	00000000	FFFFFFFF	AAAAAAAA	FFFFFFF		0F0F0F0F	
	land_n_tbit_Out	32h00000000	00000000	FFFFFFFF	AAAAAAAA			00000000	



**OR** here you can see the test benches for the OR gate being tested on every bit, for correctness, you can see if 1 or both bits are 1, the output is 1, else 0.

Wave - Default		Msgs				
<div> <div>+</div> <div>or_n_tb/i_A</div> </div> <div> <div>+</div> <div>or_n_tb/i_B</div> </div> <div> <div>+</div> <div>or_n_tb/o_Out</div> </div>	32'hAAAAAAAA	00000000	FFFFFFF	00000000	FFFFFFF	AAAAAAAA
	32'h55555555	00000000		FFFFFFF		55555555
	32'hFFFFFFF	00000000	FFFFFFF			

**XOR** – here you can see a basic xor gate at work, one or the other but not both will trigger an output of 1.

Wave - Default		Msgs				
<div> <div>+</div> <div>xor_n_tb/i_A</div> </div> <div> <div>+</div> <div>xor_n_tb/i_B</div> </div> <div> <div>+</div> <div>xor_n_tb/o_out</div> </div>	32'h55555555	00000000	FFFFFFF	00000000	FFFFFFF	AAAAAAAA
	32'hAAAAAAAA	00000000		FFFFFFF		55555555
	32'hFFFFFFF	00000000	FFFFFFF		00000000	FFFFFFF

**NOR** - You can see here, line 1 = A, line 2 = input b, line 3 = output, only a 0, 0 will trigger a 1 output.

00000000000000000000000000000000	11111111111111111111111111111111	00000000000000000000000000000000	11111111111111111111111111111111	10101010101010101010101010101010
00000000000000000000000000000000		11111111111111111111111111111111		01010101010101010101010101010101
FFFFFFF	00000000			

**Mux8t1\_N** – Here you can see the 8 to 1 being tested for 32 bits, each select line is triggered and the output can be seen below. 0 = w0, 1=w1....

Wave - Default		Msgs							
<div> <div>+</div> <div>mux8t1_n_tb/w0</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w1</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w2</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w3</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w4</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w5</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w6</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/w7</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/s0</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/s1</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/s2</div> </div> <div> <div>+</div> <div>mux8t1_n_tb/o_Y</div> </div>	32'h00000000	00000000							
	32'h00000001	00000001							
	32'h00000002	00000002							
	32'h00000003	00000003							
	32'h00000004	00000004							
	32'h00000005	00000005							
	32'h00000006	00000006							
	32'h00000007	00000007							
	1								
	1								
	1								
	1								
	00000000	00000001	00000002	00000003	00000004	00000005	00000006	00000007	

**SHIFTER** – Testbench can be seen above, in earlier section of report.

**ALU**- Below is the test bench for the ALU, as I mentioned above, because of our design approach to test everything individually, and because of the simple construction of our ALU, and armed with the knowlege of more gueling test benches coming up once everything is assembled we choose to wait to test it more exetesivly, as It would take a lot of time, and the basic component testing has already been done quite well, so, since evrything was able to be seen clearly switching between eachother, we stopped here with the ALU Testing.

Wave - Default		Msgs									
<div> <div>+</div> <div>alutest</div> </div> <div> <div>+</div> <div>alutest_ALU_A</div> </div> <div> <div>+</div> <div>alutest_ALU_B</div> </div> <div> <div>+</div> <div>alutest_ALU_1_Result</div> </div> <div> <div>+</div> <div>alutest_ALU_C0</div> </div> <div> <div>+</div> <div>alutest_ALU_C0</div> </div> <div> <div>+</div> <div>alutest_ALU_Carry</div> </div> <div> <div>+</div> <div>alutest_ALU_Zero</div> </div> <div> <div>+</div> <div>alutest_ALU_Overflow</div> </div> <div> <div>+</div> <div>alutestw_AND</div> </div> <div> <div>+</div> <div>alutestw_OR</div> </div> <div> <div>+</div> <div>alutestw_XOR</div> </div> <div> <div>+</div> <div>alutestw_NOR</div> </div> <div> <div>+</div> <div>alutestw_Shift</div> </div> <div> <div>+</div> <div>alutestw_AddSub</div> </div> <div> <div>+</div> <div>alutestw_Lut</div> </div> <div> <div>+</div> <div>alutestw_add_sub_slt</div> </div>	32'h20	20									
	32'hB2D05E00	00000001	00000003	00000002	00000008	FFFFFFF	0F0E0F0E	FFFFFF00F	FF00A0A1	B2D05E00	
	32'hB2D05E00	00000001			00000100	FFFFFFF	FF000000	FF00A0A2	B2D05E00		
	32'h65A0BC00	00000002	00000002	00000010	00000001	FFFFFFF	FF0F0F0F	0000FF00	FF00A0A0	65A0BC00	
	6'h00	10	18	12	11	14	15	16	13	10	9
	1										
	0										
	0										
	32'hB2D05E00	00000001			00000000		0F0E0F0E	FF00000F	FF00A0A0	B2D05E00	
	32'hB2D05E00	00000001	00000003	00000006	00000108	FFFFFFF	FF000000	FF00A0A2	B2D05E00		
	32'h00000000	00000000	00000002	00000006	00000108	FFFFFFF	FF000000	FF00A0A3	00000000		
	32'h4D2FA1FF	FFFFFFF	FFFFFFF	FFFFFFF	FFFFFFF7	00000000	00000000	0000FF00	0000FF00	4D2FA1FF	
	32'hB2D05E00	00000002	00000008	00000010	00000001	00000000	0001FFFF	00078000	7FF80501	B2D05E00	
	32'h65A0BC00	00000002			00000108	FFFFFFF	0F0E0F0E	FF0E001E	FF0E1403	65A0BC00	
	32'h5E000000	00010000			01000000	00000000	FFFFFF00	00000000	0A020000	5E000000	
	32'h65A0BC00	00000002	00000002	00000006	00000108	FFFFFFF	0F0E0F0E	FF0E001E	FF0E1403	65A0BC00	



[Part 3] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.


[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.

TODO:

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.

TODO:

[Part 3 (c)] Create and test an application that sorts an array with  $N$  elements using the BubbleSort algorithm ([link](#)). Name this file Proj1\_bubblesort.s.



While it was kind of hard to show this in an easy to understand way while describing it in terms of wave forms, you can see that every time the DmemWr is enabled, we give 2 memory addresses, each 4 apart. This is done during the Swap part of the code, this indicates that a swap of two numbers was needed and we wrote the swap to memory, the new address. Then, as we get further and further down the line of swaps, the need to swap becomes less and less, as seen above until it sends with no swaps. This was further confirmed to have worked correctly as it was given a pass by running a test, and successfully complete.

[Part 4] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?

Might be wrong, just a quick guess, can update in final report.

Total (ns) Incr (ns) Type Element=====

20.000 20.000 latch edge time

23.399 3.399 R clock network delay

23.407 0.008 clock pessimism removed

23.387 -0.020 clock uncertainty 23.405 0.018 uTsu

reg:regist|dffg\_N:\G\_dffg\_Nbit:23:dffg\_i|dffg:\Nbit\_dffg:22:DFFGG|s\_Q Data Arrival Time : 43.823 Data Required Time : 23.405 Slack : -20.418 (VIOLATED)

Maximum Frequency=Data Required Time1/ Data Required Time=23.405ns=23.405×1

Data Required Time=23.405 ns=23.405×10<sup>-9</sup> s0-9s

Maximum Frequency=1/23.405×10<sup>-9</sup> HzMaximum Frequency=23.405×10<sup>-9</sup>Hz

42.73 MHZ?