

CprE 381: Computer Organization and Assembly-Level Programming

Project Part 2 Report

Team Members: _____ Alek Norris_____

_____ Drew Kearns_____


Project Teams Group #: _____ Term Proj1 2s 07 _____

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.


1	Datapath signals						Notes			
2	Datapath signal	IF (Instruction Fetch)	ID (Instruction Decode)	EX (Execute)	MEM (Data Memory)	WB (Writeback)				
3	o_halt[1]	No	s_ID_halt	s_EX_halt	s_MEM_halt	s_WB_halt	Halt needs to happen in the writeback stage			
4	o_STD_Shift[1]	No	s_ID_STD_Shift	s_EX_STD_SHIFT	No	No				Key
5	ALUSrc[1]	No	s_ID_ALU_Src	s_EX_ALU_Src	No	No				Control Signals (from decoder)
6	ALU_Control[8]	No	s_ID_ALU_Control	s_EX_ALU_Control	No	No				Control Signals (from other)
7	o_MemToReg[2]	No	s_ID_MemToReg	s_EX_MemToReg	s_MEM_MemToReg	s_WB_MemToReg				Does not need to be stored
8	o_MemWrite[1]	No	s_ID_MemWrite	s_EX_MemWrite	s_MEM_MemWrite	No				
9	o_RegWrite[1]	No	s_ID_RegWrite	s_EX_RegWrite	s_MEM_RegWrite	s_WB_RegWrite				
10	o_RegDst[2]	No	s_ID_RegDst	s_EX_RegDst	No	No				
11	o_Jump[1]	No	s_ID_Jump	s_EX_Jump	s_MEM_Jump	No				
12	o_ext_ctl[1]	No	s_ID_ext_ctl	s_EX_ext_ctl	s_MEM_ext_ctl	No				
13	o_jal_c[1]	No	s_ID_jal	s_EX_jal	s_MEM_jal	s_WB_jal	jal signal is used to know if we're writing PC+4 or the output from MemToReg			
14	o_ir[1]	No	s_ID_ir	s_EX_ir	s_MEM_ir	No				
15	o_Branch[1]	No	No	s_EX_Branch	s_MEM_Branch	No	Output from ALU			
16	PC[31:0]	s_IF_PC	No	No	No	No	NextInstrAddr			
17	PC+4[31:0]	s_IF_PCP4	s_ID_PCP4	s_EX_PCP4	s_MEM_PCP4	s_WB_PCP4	Carry all the way to the end to write back when jal. Use for input of Add1 and MUX2. (w_add0_add1, w_add0_mux2)			
18	w_Instr[31:0]	s_IF_Instr	w_ID_Instr	No	No	No				
19	w_Instr[25:0]	No	w_ID_Instr_25t0	No	No	No				
20	w_Instr[31:26]	No	w_ID_Instr_31t26	No	No	No				
21	w_Instr[5:0]	No	w_ID_Instr_5t0	No	No	No				
22	w_Instr[25:21]	No	w_ID_Instr_25t21	No	No	No				
23	w_Instr[20:16]	No	s_ID_Instr_20t16	s_EX_Instr_20t16	No	No	Register Rt addr			
24	w_Instr[15:0]	No	w_ID_Instr_15t0	No	No	No				
25	w_Instr[15:11]	No	s_ID_Instr_15t11	s_EX_Instr_15t11	No	No	Register Rd addr			
26	s_rs_data[32]	No	s_ID_rs_data_o	s_EX_rs_data_o	s_MEM_rs_data_o	No	output from Register (w_ir_ra_pc_next)			
27	s_rt_data[32]	No	s_ID_rt_data_o	s_EX_rt_data_o	s_MEM_rt_data_o	No	output from Register			
28	w_ext_o[32]	No	w_ID_ext_o	w_EX_ext_o	No	No	output from sign extender			
29	w_s120_o[28]	No	w_ID_s120_o	w_EX_s120_o	No	No				
30	w_pc4_s120_o	No	No	w_EX_pc4_s120_o	s_MEM_pc4_s120_o	No				
31	w_WrAddr	No	No	w_EX_RegWrAddr	w_MEM_RegWrAddr	w_WB_WrAddr				
32	w_shift_add1	No	No	w_EX_shift_add1	No	No	Extended Immediate shifted left 2.			
33	w_ALU_o	No	No	s_EX_ALU_o	s_MEM_DMEm_Addrs	s_WB_DMEm_Addrs				
34	w_add1_mux2	No	No	s_EX_add1_mux2	s_MEM_add1_mux2	No				
35	w_MUX7_o	No	No	w_EX_MUX7_o	No	No	ALU input A			
36	w_MUX1_o	No	No	w_EX_MUX1_o	No	No	ALU input B			
37	w_MUX2_MUX3	No	No	No	w_MEM_MUX2_MUX3	No				
38	w_MUX3_MUX5	No	No	No	w_MEM_MUX3_MUX5	No				
39	w_PC_next	No	No	No	w_MEM_PC_next	No	I don't know if this technically goes in IF or not			
40	s_DMEm_out	No	No	No	w_MEM_DMEm_out	w_WB_DMEm_out				
41	s_DMEm_Lb	No	No	No	s_MEM_DMEm_Lb	s_WB_DMEm_Lb				
42	s_DMEm_Lh	No	No	No	s_MEM_DMEm_Lh	s_WB_DMEm_Lh				
43	w_RegWrData	No	No	No	No	w_WB_RegWrData				

[1.b.ii] high-level schematic drawing of the interconnection between components.




[1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.

For this part I simply modified the code from our original tests we did when making the single cycle processor, then modified it, restructuring things to not have hazards, but still



allowing the code to run. I verified it worked by running it through the test program which compares the mars output to the Questasim output and can be verified if you check the sw pipeline folder. But what you see above is the Decoder input for instructions 5-0 and 26-31, which is the opcode and function fields of the instruction. Any opcode that




has 0x00 uses the funct, if not uses the opcode portion. Starting at 01101 of 31-26 you can see LW coming through the pipe, 001000 addi, slti etc.


Then in this photo you can follow the instructions specifically 31-26 as they go in and out of every register changing on the clock cycles.

[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your

waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.



Seen above is the bubble sort example of a data hazard and a control hazard avoidance. You can see its bubble sort being performed by seeing the memory locations of the first (Addr) 5,4 being compared, then 6,5 being compared, you can also see if write enable is up, then we were doing a swap of the numbers in memory. You can confirm the swap by seeing that 54,-1 swapped, then the next comparison is 54,0. This is because it always moves the smaller number to the left more position. To see the data hazards being delt with you can see the code, I was able to swap the addiu around to allow only 2 nops before the BEQ comparison. That's why the larger address is on the left and not the right, and originally it made more sense to have the lower address on the left and the higher on the right as visually it made more sense. You can then see that after every Beq or jump there is 3 nops. Confirmed with the yellow lines, you can see 3 alu zero signals being asserted, meaning that only 3 nops had to be used. We were able to reduce our control hazard potentials from 4 to 3 by moving our jump logic into the Memory stage. Later we'd go on to reduce it even further by updating the main registers to update on a negative clock edge, but that was explicitly stated not to do for the software pipeline.




Besides being able to pass the bubblesort with the given testing software, we can tell the program executed correctly, because of the final branch, , followed by 3 nops, then 3 cycles later in the WB stage the Halt signal is high, meaning we successfully exited the program at the desired ending.

```


2      nop
3      nop#####
4      nop
5      sw      $4, 0($3)
6      lasw    $4, res
7      #lui    $3,%hi(res_idx)
8      #sw     $4,%lo(res_idx)($3)
9      #lui    $4,%hi(res)
0      sll     $3,$2,2
1      #      srl     $3,$3,1
2      #      sra     $3,$3,1
3      #      sll     $3,$3,2
4
5      #      xor     $at, $ra, $2 # does nothing
6      #      nor     $at, $ra, $2 # does nothing
7
8      lasw    $2, res
9      nop
0      nop#####
1      nop
2      andi    $at, $2, 0xffff # -1 will sign exte

```


Here we were able to avoid data hazards by just removing redundant instruction. I saw while looking at them that we were shifting and the value of \$3 was not changing, regardless of the three instructions running as no matter what they'd end with the same value. This was an example of data hazard avoidance.(because of it being very hard to find instruction ~instruction 1000 on the waveform I did not include a waveform corresponding for this.)



You can then see here, that when flush is enabled, everything is cleared to 0 on the positive edge of the clock. Flush for this tb was hooked up to one signal to test how it works, but in the final design is hooked up with individual signals, you can also see here that stall is enabled on a couple of the registers, but they still default to 0.



You can see here that the written information in the IF stage is available in the WB output 4 stages later



If a stall occurs across the board or just in a local value, you can see the written output values do not change in regards to that register stack.

[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

A		C	
Instruction		Signal Where Produced	
add		S_Dmem_Addr	
addi		S_Dmem_Addr	
addiu		S_Dmem_Addr	
addu		S_Dmem_Addr	
and		S_Dmem_Addr	
andi		S_Dmem_Addr	
lui		S_Dmem_Addr	
lw		S_Dmem_Out	
nor		S_Dmem_Addr	
xor		S_Dmem_Addr	
xori		S_Dmem_Addr	
or		S_Dmem_Addr	
ori		S_Dmem_Addr	
slt		S_Dmem_Addr	
slti		S_Dmem_Addr	
sll		S_Dmem_Addr	
srl		S_Dmem_Addr	
sra		S_Dmem_Addr	
sw		N/A	
sub		S_Dmem_Addr	
subu		S_Dmem_Addr	
beq		N/A	
bne		N/A	
j		N/A	
jal		s_IF_pc_p4	
jr		N/A	
lb		s_MEM_Dmem_Lb	
lh		s_MEM_Dmem_Lh	
lbu		s_MEM_Dmem_Lb	
lhu		s_MEM_Dmem_Lh	
sllv		S_Dmem_Addr	
srlv		S_Dmem_Addr	
sra		S_Dmem_Addr	
halt		N/A	

Updated from above

	A	B	C	D	E	F	G	H	I	J
	Datapath signals						Notes			
2	Datapath signal	IF (Instruction Fetch)	ID (Instruction Decode)	EX (Execute)	MEM (Data Memory)	WB (Writeback)				
3	o_halt[1]	No	s_ID_halt	s_EX_halt	s_MEM_halt	s_WB_halt	Halt needs to happen in the writeback stage			
4	o_STD_Shift[1]	No	s_ID_STD_Shift	s_EX_STD_Shift	No	No				
5	o_ALUSrc[1]	No	s_ID_ALU_Src	s_EX_ALU_Src	No	No				
6	o_ALU_Control[8]	No	s_ID_ALU_Control	s_EX_ALU_Control	No	No				
7	o_MemToReg[2]	No	s_ID_MemToReg	s_EX_MemToReg	s_MEM_MemToReg	s_WB_MemToReg				
8	o_MemWrite[1]	No	s_ID_MemWrite	s_EX_MemWrite	s_MEM_MemWrite	No				
9	o_RegWrite[1]	No	s_ID_RegWrite	s_EX_RegWrite	s_MEM_RegWrite	s_WB_RegWrite				
10	o_RegDst[2]	No	s_ID_RegDst	s_EX_RegDst	No	No				
11	o_Jump[1]	No	s_ID_Jump	s_EX_Jump	s_MEM_Jump	No				
12	o_ext_ct[1]	No	s_ID_ext_ct	s_EX_ext_ct	s_MEM_ext_ct	No				
13	o_jal_c[4]	No	s_ID_jal	s_EX_jal	s_MEM_jal	s_WB_jal	jal signal is used to know if we're writing PC+4 or the output from MemToReg			
14	o_jr[1]	No	s_ID_jr	s_EX_jr	s_MEM_jr	No				
15	o_Branch[1]	No	No	s_EX_Branch	s_MEM_Branch	No	Output from ALU			
16	PC[31:0]	s_IF_PC	No	No	No	No	NextInstAddr			
17	PC+4[31:0]	s_IF_PCP4	s_ID_PCP4	s_EX_PCP4	s_MEM_PCP4	s_WB_PCP4	Carry all the way to the end to write back when jal. Use for input of Add1 and MUX2. (w_add0_add1, w_add0_mux2)			
18	w_Instr[31:0]	s_IF_Instr	w_ID_Instr	No	No	No				
19	w_Instr[25:0]	No	w_ID_Instr_25to	No	No	No				
20	w_Instr[31:26]	No	w_ID_Instr_31to26	No	No	No				
21	w_Instr[5:0]	No	w_ID_Instr_5to	No	No	No				
22	w_Instr[25:21]	yes	w_ID_Instr_25to21	yes	yes	No				
23	w_Instr[20:16]	No	s_ID_Instr_20to16	s_EX_Instr_20to16	yes	No	Register Rt addr			
24	w_Instr[15:0]	No	w_ID_Instr_15to	No	No	No				
25	w_Instr[15:11]	No	s_ID_Instr_15to11	s_EX_Instr_15to11	No	No	Register Rd addr			
26	s_rs_data[32]	No	s_ID_rs_data_o	s_EX_rs_data_o	s_MEM_rs_data_o	No	output from Register (w_jr_ra_pc_next)			
27	s_rt_data[32]	No	s_ID_rt_data_o	s_EX_rt_data_o	s_MEM_rt_data_o	No	output from Register			
28	w_ext_o[32]	No	w_ID_ext_o	w_EX_ext_o	No	No	output from sign extender			
29	w_s120_o[32]	No	w_ID_s120_o	w_EX_s120_o	No	No				
30	w_pc4_s120_o	No	No	w_EX_pc4_s120_o	s_MEM_pc4_s120_o	No				
31	w_WrAddr	No	No	w_EX_RegWrAddr	w_MEM_RegWrAddr	w_WB_WrAddr	The register we are writing back to.			
32	w_shift_add1	No	No	w_EX_shift_add1	No	No	Extended immediate shifted left 2.			
33	w_ALU_o	No	No	s_EX_ALU_o	s_MEM_DMEM_Addrs	s_WB_DMEM_Addrs				
34	w_add1_mux2	No	No	s_EX_add1_mux2	s_MEM_add1_mux2	No				
35	w_MUX7_o	No	No	w_EX_MUX7_o	No	No	ALU input A			
36	w_MUX1_o	No	No	w_EX_MUX1_o	No	No	ALU input B			
37	w_MUX2_MUX3	No	No	No	w_MEM_MUX2_MUX3	No				
38	w_MUX3_MUX5	No	No	No	w_MEM_MUX3_MUX5	No				
39	w_PC_next	No	No	No	w_MEM_PC_next	No	I don't know if this technically goes in IF or not			
40	s_DMEN_out	No	No	No	w_MEM_DMEN_out	w_WB_DMEN_out				
41	s_DMEN_Lb	No	No	No	s_MEM_DMEN_Lb	s_WB_DMEN_Lb				
42	s_EX_Wr	yes (controls pc WE)	yes	yes	no	no				
43	s_MEM_Wr	no	yes	yes	no	no				
44	s_DMEN_Lh	No	No	No	s_MEM_DMEN_Lh	s_WB_DMEN_Lh				
45	IF Flush	yes	no	no	no	no				
46	ID Flush	no	yes	no	no	no				
47	EX Flush	no	no	yes	no	no				
48	MEM Flush	no	no	no	yes	no				
49	w_RegWrData	No	No	No	No	w_WB_RegWrData				
50	IF Stall	yes	no	no	no	no				
51	ID Stall	no	yes	no	no	no				


Key
Control Signals (from decoder)
Control Signals (from other)
Does not need to be stored

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs. Branch, jump, and jal (or anything that jumps.) this is executed for us in the Memory stage, because of this we had to add a special instruction to the PC We to not allow a stall to occur in the PC if flush or stall is occurring at that exact time (flush would occur during the execute stage for us in anything that results in a jump)

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

For Anything that meets the criteria for the stall we gave above we had it stall the IF_ID registers, as well as the pc. Along with this, we also had the ID_EX registers flushed as to make sure a junk instruction doesn't make its way through.

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



Seen above is the control hazard avoidance. As you can see when any kind of control instruction is executed a flush happens, and it happens after a stall if necessary for the variables being used in the control instruction.

[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

41	Instruction	Equation	time stamp
43	load word	$((i_EX_opcode = "101011") \text{ and } ((i_EX_Reg_Rt = i_MEM_Reg_Dst) \text{ and } (i_MEM_WE = '1') \text{ and } (i_MEM_opcode = "100011")))$	~340ns
44	load half word	$((i_EX_opcode = "101011") \text{ and } ((i_EX_Reg_Rt = i_MEM_Reg_Dst) \text{ and } (i_MEM_WE = '1') \text{ and } ((i_MEM_opcode = "100000") \text{ or } (i_MEM_opcode = "100100"))))$	~400ns
45	load half word unsigned	$((i_EX_opcode = "101011") \text{ and } ((i_EX_Reg_Rt = i_MEM_Reg_Dst) \text{ and } (i_MEM_WE = '1') \text{ and } ((i_MEM_opcode = "100000") \text{ or } (i_MEM_opcode = "100100"))))$	~460ns

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

46	Instruction	Time stamp
47	bne	~60ns
48	jal	~140ns
49	jr	~220ns
50	beq	~400ns
51	jump	~480ns

[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

The maximum frequency of the hardware-scheduled pipelined processor is 47.39mhz. And just like the software_scheduled pipelined processor, the critical path goes through DMEM/WordShifter/MEM_WB_Pipe because the memory stage is the longest stage and that's the longest path through that stage.