
# CprE 381: Computer Organization and Assembly-Level Programming

#### **Project Part 1 Report**

Team Members:	Alek Norris	
	Drew Kearns	
Project Teams Group #:	Term Proi1 2 07	

Refer to the highlighted language in the project 1 instruction for the context of the following questions.


[Part 1 (d)] Include your final MIPS processor schematic in your lab report.



[Part 2 (a.i)] Create a spreadsheet detailing the list of *M* instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the *N* control signals needed by your datapath implementation. The end result should be an *N\*M* table where each row corresponds to the output of the control logic module for a given instruction.

	Α	В	C	D	E	F	G	Н	1		K	L	М	N	0	Р	Q	R
1	Instruction	ALU Operation	Instruction Type	Opcode (Binary)31-26	Funct (Binary)5-0	o_halt	o_STD_Shift[1]		ALUControl (i ALU C) [8]	o MemToRez [2]	o MemWrite [1]	o_RegWrite [1]	Signals o RerDst [2]	o_Jump[1]	o ext C[1]	o ial c[1]	o ir [1]	Tests Pass Or Fail
- 5	add	add	D.	******	"100000"	o_nat	0_51D_5nitt[1]	ALUSTE (LALU_STE) [1]	00010000	O_Memiokeg [2]	o_memwrite [1]	o_Regwrite [1]	0_RegUst [2]	0_Jump[1]	0_ext_C[1]	0_13[_C[1]	0_F[1]	Pass
1	ad di	add	î	"001000"	100000	0 (not jump returning)	0 (not jump returning)	t /using immediate value)	00010000		0 (not writing to memory)	1 (writing to RegDst register)	00	0 (not jumping)	. (addi is signed addition	0 (not iumpine)	0 (not jump returning)	Pass
	ad di u	addy	1	"001000"	·	0	0	1	00010000	00	0	1 (William to Regulation	00	0 (110) (011)	1 table to significan societion	0	0	Pass
6	ad du	addy	R	·	"100001"	0	0	0	00000000	00	9	1	01	0	0	0	0	Pass
7	and	and	R	· · · · · · · · · · · · · · · · · · ·	"100100"	0	0	0	00000011	00	0	1	01	0	0	0	0	Pass
8	an di	and	1	"001100"	''	0	0	1	00000011	00	9	1	00	0	1	0	0	Pass
9	lui	lgi	- 1	"001111"	·	0	0	1	00010111	00	0	1	00	0	0	0	0	Pass
10	hv	add	1	"100011"	''	0	0	1	00010000	11	0	1	00	0	1	0	0	Pass
11	nor	nor	R	·	"101111"	0	0	0	00000110	00	0	1	01	0	0	0	0	Pass
12	xor	xor	R	"100110"	·	0	0	0	00000101	00	0	1	01	0	0	0	0	Pass
13	xori	xor	1	"001110"	·'	0	0	1	00000101	00	0	1	00	0	1	0	0	Pass
14	or	or	R	''	"100101"	0	0	0	00000100	00	0	1	01	0	0	0	0	Pass
15	Q.fi	or	1	"001101"	·	0	0	1	00000100	00	0	1	00	0	0	0	0	Pass
16	slt	sit	R	·	"101010"	0	0	0	00111000	00	0	1	01	0	1	0	0	Pass
17	slti	slti	1	"001010"	''	0	0	1	00111000	00	0	1	00	0	1	0	0	Pass
18	sli	네	R	·	"000000"	0	1	0	00000010	00	0	1	01	0	1	0	0	Pass
19	50	Z.	R	**	"000010"	0	1	0	00000001	00	0	1	01	0	1	0	0	Pass
20	sra	87.3	R	·	"000011"	0	1	0	00001001	00	0	1	01	0	1	0	0	Pass
21	syv	add	1	"101011"	''	0	0	1	00010000	00	1	0	00	0	1	0	0	Pass
22	sub	sub	R	**	"100010"	0	0	0	00011000	00	0	1	01	0	0	0	0	Pass
23	sv bu	subu	R	·	"100011"	0	0	0	00001000	00	0	1	01	0	0	0	0	Pass
24	beg	beg		"000100"	''	0	0	0	11001000	00	0	0	00	0	0	0	0	Pass
25	bne	bng	1	"000101"	·'	0	0	0	01001000	00	0	0	00	0	1	0	0	Pass
25	j	add	,	"000010"	**	0	0	1	00010000	00	0	0	01	1	0	0	0	Pass
146	ją!	add	J	"000011"	''	0	0	1	00010000	00	0	1	11	1	0	1	0	Pass
48	jt.	add	R	**	"001000"	0	1	0	00010000	00	0	0	01	0	0	0	1	Pass
- 49	lb.	add	-	"100000"	·	0	0	1	00010000	01	0	1	00	0	1	0	0	Pass
34	lh lhu	add	1	"100001"	**	0	0	1	00010000		0	1	00	0	0	0	0	Pass
34		add		"100100" "100101"	**************************************	0	0	- 1	00010000	01	0	1	00	0	0	0		Pass
35	bu	add dl	R	-100101	"000100"	0	0	1	00010000	10	0	1	00	0	0	0	0	Pass Pass
33	3107		R		"000100"	0	0	0	00000010	00	0	1	01	0	0	0	0	Pass
35	srb scar	g)	R P	1	"000110"	0	0	0	00000001	00	0		01	0	0	0	0	Pass
36 38 38 40	halt	83	P P	''	"010100"	1	0	0	00001001	00	0	0	01	0	0	0	0	Pass
37	Trans.				010100		Ů		00001001					· ·				1300
36						ALU Control Signals	[7]	[6]	[5]	[4]	[2]	[2]	[1]	[0]				
30							BEQ	Branch	SLT Bit	Signed/Ovflw, or not.	Shift Logical Or Arith	MUX Selector	MUX Selector	MUX Selector				
40																		
41						RegDst	[00]	[01]	[10]	[11]								
47 43 43						Mux for Rt, rd, or \$31	rt	rd	Hardcoded reg 31	Hardcoded reg 31								
43																		
44						MemToReg	[00]	[01]	[10]	[11]								
45						Mux for Lw, lhu,lb,lbu	ALU Return	Lb,Lbu	Lh, Lhu	Memory Return								
46																		

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).



For this part to verify everything was working, I just simply set up a test bench to push every single instruction code, in the image you can see the first half using changing in instructions [5:0] or the funct field for R types. For he second half using changing in instructions corresponding to [31:26] or the opcode for I and J type instructions. I then went through and verified I was seeing the correct output on each line for our excel sheet.


[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

For references relating to control bits and other inputs, see either the fetch logic schematic in b.ii or the overall drawing in Part 1 d.

The fetch logic needs to be able to jump to a new instruction address, branch to a new instruction address, and return to an instruction address after a jr instruction is called, as well as doing the normal PC+4 operation. Jumping to a new instruction address will happen when a jump instruction (j) is called or a jump and link instruction (jal). These both perform the same jump operation in the fetch logic and the only difference is that the fetch logic output o\_pc\_p4 is stored in \$31 after a jal instruction is called. The fetch logic will need to branch after a branch if not equal (bne) or a branch if equal (beq) instruction is called. The bne and beq operations are handled in the ALU and output a 1-bit control signal called o\_branch that is fed into the fetch logic at MUX2. For a jump return (jr) instruction, the return address is fed into the 1 option in MUX6 as well as the control signal for a jr instruction.

### [Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

The fetch logic is what is not covered below. It has 8 inputs; 5 control bits which are: i\_jump\_C, i\_jr\_ra\_C, i\_CLK, i\_RST, i\_branch; and 3 other inputs which are: i\_instr\_25t0, i\_ext\_imm, and i\_jr\_ra\_pc\_next. The two outputs are o\_pc\_next which is fed directly into the instruction memory and o\_pc\_p4 which is fed to a MUX that will write to register \$31 when a jal instruction is called.



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.



Note that in the screenshot above the branch control bit has a different name. This does not matter as that is all that was changed in the fetch logic since testing. As you can see in the waveform screenshot I have multiple tests for jumps, a test for a jump return, and a test for branching. All tests work as intended and while the control bits are 0 the fetch logic outputs a pc next of PC(previous)+4 as expected and a PC+4 for jal instructions.

### [Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

The difference between logical (SRL) and arithmetic (SRA) right shifts lies in how the vacated positions are filled. In a logical shift right (SRL), the vacated positions are padded with zeros. Conversely, in an arithmetic shift right (SRA), the vacated positions are filled with the value of the most significant bit (MSB) to preserve the sign of the original number; this means if the MSB is 1 (indicating a negative number in two's complement), the shift operation pads with 1s. MIPS does not include a Shift Left Arithmetic (SLA) instruction primarily because arithmetic left shifts do not require sign bit management—left shifts by their nature multiply the number by two for each shift position, preserving the sign. Furthermore, adding an SLA instruction would complicate the instruction set without offering a significant benefit, as the logical shift left operation (SLL) already achieves the desired outcome without altering the number's sign.

### [Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

It utilizes a hierarchical structure of 2-to-1 multiplexers (muxes) organized into five stages, each stage doubling the shifting ability from 1-bit shifts up to 16-bit shifts, allowing for shift amounts ranging from 0 to 31 bits. The type of shift (logical or arithmetic) is determined by a shift type signal, and the amount of shift is controlled by a 5-bit shift amount input. This design efficiently achieves variable bit shifting by selecting the appropriate path through the muxes based on the shift amount, with the fill bit for arithmetic shifts dynamically determined by the input's most significant bit (MSB).

#### [Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

To make a right barrel shifter work both ways, we add a simple trick: flipping the bits around before and after shifting. There's a new input called "shift direction" that lets us choose which way to shift. If we want to shift right, it just does its normal thing. But if

we want to shift left, it first flips all the bits around, does a normal right shift, and then flips the bits back. This way, we end up with a shifter that can go both left and right.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.

<b>&amp;</b> 1↓	Msgs							
+ /tb_shifter/i_in	32'h80000000	80000000						
<pre>/tb_shifter/i_shift_C</pre>	1							
/tb_shifter/i_directi	1							
<u>★</u> → /tb_shifter/i_shamt	5'h00	1A	1B	1C	1D	1E	1F	
<u>→</u>	-32'd-2147483	32	16	8	4	2	1	

You can see here that when direction is 1(right) and the Control bit (logical), is set to 0 the the value decreases by dividing by 2 each time, until we get to 0. This is expected.

2 2   mmm		<u>▼</u> @~ ~	w v		• • •			; mm -n												
<b>②</b> →	Msgs																			
/tb_shifter/i_in	3211800000000	(0000000	1															_		
/tb_shifter/i_shift_C	1																	_		
/tb_shifter/i_directi																				
	5'n01	00		] 01		i to	02		.03		04	(05		06	07		08		109	
_ → /tb_shifter/o_Out	-32'd1073741824	(1		]2		1	4		8		16	(32		64	128		256		512	

Here you can see that when the direction is set to 0, and the shift type is set to 1(logical), a normal bit shift occures, shifting the bit to the left by 1 place, effectivly doubling the value at every shift, the opposite of the above example.

<u> </u>	Msgs																		
☐ ◆ /tb_shifteri_in		80000000																	
Ab_shifteri_shift_C																			
Ab_shifter/i_directi																			
Atb_shifter/i_shamt	51h05	18	1C	[1D	1E	1F		00	01	02	03	04	105		06	07	08	09	IOA
Ab_shifter/o_Out	32ъ11111100	0000000000	0000000000	0000000000	0000000000	000000000000000000000000000000000000000	000000000000	1000000000	1100000000	1110000000	11111000000	1111100000	6111	10000	1111111000	11111111100	11111111110		611111111111

In this example you can the right shift at work with the control bit set to 1 for arithmetic, in this setting the shifter adds a bit to the msb slot and removes one from the lsb slot each time. When adding bits, because a 1 is set in the msb at start, the shifter adds a 1 bit every time.

## [Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

The Design approach we took was to first figure out what all the major things we needed to finish the design were. We then broke them down into smaller parts such as the ALU, control, Fetch logic, and register. Anything outside these were considered extra things needing to be implemented on the overall processor design.


We then go to work making and testing the individual parts separately with testing, and building up to throwing it all together. Once thrown together we were able to start running some real test benches with the provided tests and verify what we had working and what we didn't have working. The following is a list of additional things we needed to implement.

Mux4t1\_N, Mux8t1\_N,Nor\_N,Or\_N,Xor\_N,And\_N, mux32t1, ByteShifter, and WordShifter ... as well as I'm sure there's some missing.

One of the design choices we decided to make was implementing a ByteShifter, and a WordShifter, these both work similarly, but do different things. Because of once everything was assembled, and all the basic ALU components passed their test, as well as LW, we needed a way to be able to implement a Lb, lbu, lh, and lhu. After looking at the outputs it became clear the we had the right chunk of memory, but not the right piece we


were looking for, and because we knew that out CPU was word addressable there must be another way, outside of the ALU and DMEM to get the desired output. So that's why we came up with these decoders. These decodes sit just between the mux used for Mux2reg(mux4 in our design) and the DMEM. These decoders then, in parallel hook up to the dmem and the alu output, and then into the mux4t1\_N we implemented. Then depending on a ctl signal from the controller, pics between the decoders or the regular outputs etc. if Byte decoder is selected, it pulls off the desired byte, with offset. Then pads depending on the MSB and an ext type control signal. The word decoder works the same, but instead of having 4 offset possibilities, it only has 2. It also relies on bit (1) of the alu out to determine the shift amount, while the byte decoder relies on bits [1:0]

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



Showing the ByteShifter Above, and the test bench that was designed for it. The shifter works by having a decoder as the base, that is hooked up to an offset input. The offset input comes in, is decoded into an offset of 5 bits, then feeds into a left shifter depending on the decoder input. The shifter then outputs the fully left shifted data, and then a hardcoded shifter shifts the bits 24 times to the right. To determine sign, the 32<sup>nd</sup> bit is stripped in between the first output and the second shifter input, and is read at an and gate. If the second input to the and gate is a 1(meaning we want a signed extension) it will propagate the 1 bit to the second shifter if, and only if that 31<sup>st</sup> bit from the first output was a 1. The Word shifter, not show is the same, except with only two possible offsets, and 16 bit shifts only.

You can see in the testbench when the sign bit is 1, and the  $32^{nd}$  bit is 1, it sign extends, and you can also see, depending on the offset, 0,1,2,3 it will grab different bytes of the input data, 00 = byte 1, 01 = byte 2 etc. the shift amount is determined on the byte shifter form the alu out bits [1:0] and for the word shifter, it uses bit (1) only



**Overflow** – Overflow is calculated in the adder/sub component in the adder specifically. It it calculated by xoring the N bit and the N-1 bit, or the msb bits and the msb bit-1. The carry out of the msb bit must be equal to the carry in or its considered an overflow, and the msb has changed when it should not have, otherwise, we have surpassed the most representable number.

**Zero** – overflow is calculated in the adder subtractor part of the ALU, and a flag is thrown when the output is equal to 0 from here. Otherwise the output is 0 on the flag.


Si.	Msgs									
♣ /tb_alu/uut/N	32'h20	20								
	32'hB2D05E00	00000001	00000003	00000002	00000008	FFFFFFF	(OFOFOFOF	FFFF000F	FFF00A01	B2D05E00
	32'hB2D05E00	00000001		00000004	00000100	00000000	FFFFFFF	F0F0000F	FFF00A02	B2D05E00
	32'h65A0BC00	00000002	00000002	00000010	00000001	FFFFFFF	I FOFOFOFO	10000FFF0	FFF00A00	65A0BC00
■ 🍁 /tb_alu/uut/i_ALU_Ctl	6'h00	10	18	12	111	14	15	16	13	10 10
/tb_alu/uut/o_ALU_Carry	1	$\vdash$								
/tb_alu/uut/o_ALU_Zero	0									
/tb_alu/uut/o_ALU_Overflow	0									
■ → /tb_alu/uut/w_AND	32'hB2D05E00	00000001		00000000			↓0F0F0F0F	F0F0000F	FFF00A00	B2D05E00
→ /tb_alu/uut/w_OR  →	32'hB2D05E00	00000001	00000003	(00000006	00000108	FFFFFFF		FFFF000F	FFF00A03	B2D05E00
■-→ /tb_alu/uut/w_XOR	32'h00000000	00000000	00000002	00000006	00000108	FFFFFFF	FOFOFOFO	0F0F0000	00000003	00000000
→ /tb_alu/uut/w_NOR   — → /tb_alu/uut/w_NOR	32'h4D2FA1FF	FFFFFFE	FFFFFFC	FFFFFFF9	FFFFFEF7	00000000		0000FFF0	000FF5FC	4D2FA1FF
		00000002	00000008	00000010	00000001	00000000	10001FFFF	00078000	7FF80501	B2D05E00
■	32'h65A0BC00	00000002	00000002	100000006	100000108	FFFFFFF	I OFOFOFOE	F0EF001E	FFE01403	165A0BC00
■	32'h5E000000	00010000		100040000	01000000	00000000	FFFF0000	000F0000	0A020000	15E000000
	32'h65A0BC00	00000002	00000002	100000006	00000108	(FEFFEFF	I OFOFOFOE	F0EF001E	FFE01403	X65A0BC00

To keep things simple, I just did a simple test for everything put together. More extensive tests were done on individual parts, So all this was is a matter of throwing everything together with a mux selector and then watching the magic happen. You can see from left to Right, using ALU A, B, then result to see what came out. From left to right, each change of number, signals a change of operation. Add, subtract, bit shift B by A left, B by A right, OR, XOR, NOR, AND, AND, Add with overflow, and ADDU without overflow with the same numbers. You can see they are controlled by the ALU\_CTL bits, which for the most part just handle the switching of the mux. So everything is used every cycle, however, only what we want leaves the ALU. You can also see here that the Zero is never triggered, and the ALU overflow is only triggered when the regular add is done and not the addu.

#### [Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

Please let me know if we need to make another test bench for the ALU, but for this, we are just showing you again, what we had done earlier. The reason no additional Testbench for the ALU were done was because additional Testing on all the individual components added were done. The Adders had been tested for overflow, and the adder subtractor has been tested and confirmed to work with the zero flag. Because the adder subtractor uses addition to subtract, and the internal components to get to the adder overflow had been tested quite well, with edge cases prior to this lab. So, we had come to the conclusion that the adder and subtractor were working good, and no unexpected behavior has or had arisen during this lab. The following are test cases from the AND gate, or gate, nor gate, and xor gate, mux8t1, and the shifter has already been mentioned above so I Will leave that out. All testbenches have been included in the report in a file called ALU, there are additional sub sections for the test benches to be tried and ran if needed. Let me know if you'd like us to resubmit with a more comprehensive test bench, however, because of the time of writing this, we have already finished all the provided tests, I don't see the need to.

**AND** here is an and gate at working being test on every bit, both bits from A and B must be 1 for the output to be a 0.



**OR** here you can see the test benches for the OR gate being tested on every bit, for correctness, you can see if 1 or both bits are 1, the output is 1, else 0.

📰 Wave - Default =====									33333			
<b>₩</b> .	Msgs											
	32'hAAAAAAAA	000000	000	FFFFFF	FF	000000	000	FFFFF	FF	AAAAA	AAA	
→ /or_n_tb/i_B  →	32'h55555555	000000	000			FFFFF	FF			555555	55	
_ <del>II.</del> → /or_n_tb/o_Out	32'hFFFFFFFF	000000	000	FFFFF	FF							


**XOR** – here you can see a basic xor gate at work, one or the other but not both will trigger an output of 1.

	Msgs					
→ /xor_n_tb/i_A	32'h55555555	00000000	FFFFFFFF	00000000	FFFFFFFF	AAAAAAA
+ / /xor_n_tb/i_B	32'hAAAAAAAA	00000000		X FFFFFFFF		55555555
/xor_n_tb/o_out	32'hFFFFFFFF	00000000	FFFFFFF		00000000	FFFFFFFF

**NOR** - You can see here, line 1 = A, line 2 = input b, line 3 = output, only a 0, 0 will trigger a 1 output.

(00000000000000000000000000000000000000	11111111	11111111111111111	11111111	0000000	00000000	00000000	00000000	)	11111111	1111111111111111	1111111111	1 101010	101010101	01010101	010101010	
(00000000000000000000000000000000000000				1111111	11111111	11111111	11111111					010101	010101010	10101010	01010101	
(FFFFFFF	00000000															

**Mux8t1\_N** – Here you can see the 8 to 1 being tested for 32 bits, each select line is triggeredand the output can be seen below. 0 = w0, 1=w1...



SHIFTER - Testbench can be seen above, in earlier section of report.

**ALU-** Below is the test bench for the ALU, as I mentioned above, because of our design approach to test everyhting individually, and because of the simple construction of our ALU, and armed with the knowneledge of more gueling test benches coming up once everything is assembled we choose to wait to test it more exetesivly, as It would take a lot of time, and the basic component testing has already been done quite well, so, since evrything was able to be seen clearly switching between eachother, we stopped here with the ALU Testing.

<b>\$1.</b>	Msgs									
↓ /tb_alu/uut/N	32'h20	20								
	32'hB2D05E00	00000001	00000003	00000002	00000008		0F0F0F0F	FFFF000F	FFF00A01	B2D05E00
	32'hB2D05E00	00000001		00000004	00000100	00000000	FFFFFFFF	F0F0000F	FFF00A02	B2D05E00
★ /tb_alu/uut/o_ALU_I_Result	32'h65A0BC00	00000002	00000002	00000010	00000001	FFFFFFF	F0F0F0F0	0000FFF0	FFF00A00	65A0BC00
	6'h00	10	18	12	11	14	15	16	13	10 0
/tb_alu/uut/o_ALU_Carry	1									
/tb_alu/uut/o_ALU_Zero	0									
/tb_alu/uut/o_ALU_Overflow	0									
■ → /tb_alu/uut/w_AND	32'hB2D05E00	00000001		00000000			0F0F0F0F	F0F0000F	FFF00A00	B2D05E00
■		00000001				FFFFFFF				B2D05E00
→ /tb_alu/uut/w_XOR  →		00000000								00000000
→ /tb_alu/uut/w_NOR		FFFFFFE				00000000				4D2FA1FF
→ /tb_alu/uut/w_Shift  →		00000002								B2D05E00
		00000002								65A0BC00
. → /tb_alu/uut/w_Lui		00010000								5E000000
	32'h65A0BC00	00000002	00000002	00000006	00000108	FFFFFFF	0F0F0F0E	F0EF001E	FFE01403	65A0BC00

[Part 3] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.

<u> </u>	Msgs	
◆ iCLK	0	
		1 <del>2</del>
→ iInstLd		
■- 🍑 ilnstAddr	32'hXXXXXXXXX	XXXXXXX
□ 4 iInstExt	32'hXXXXXXXXX	XXXXXXXX
OALUOut	3211000000000	(100100 ) 1d [00 [FF 00 [0 ]00 [00 ]10 [10 [10 [10 [11 ]11 [11 [01 [10 ]10 ]10 ]10 ]10 ]10 [11 ]11 [11 [01 [10 ]10 ]10 [00 [00 [00 ]00 [00 ]FF FFF [00 [00 ]00 ]76FFFF ] (10 [10 ]10 [
♦ s_DMemWr		المناب والمناب
■ ◆ s DMemAddr	3211000000000	(100100 )1d [00 [FF 00 [0 ]00 ]00 [10 10 [10 [10 [1] 11 [11 [01 [1] 11] 11 [00 [00 [00 [00 [0] 10] 10] 10 [FF FF ]00 [00 [00 [7FFFFF ] 10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 ]10] 10 [10 [10 ]10] 10 [10 [10 [10 [10 [10 ]10] 10 [10 [10 [10 [10 [10 [10 ]10] 10] 10 [10 [10 [10 [10 [10 [10 [10 [10 [10
■ → s DMemData	32'h000000000	[00000 100 100 100 100 100 100 100 100 1
s_DMemOut	32'h00000040	(00000000   100_(00_(0000000_100_(000000000000_00_(00000000
→ s RegWr		
- S_RegWrAddr	51h00	(O1 ) 10 108 109 10A 10B 109 108 (09 (OA 10B 101 ) (OC (OD (OE 109 10A (OB ) XOB ) XOB (OB XOB ) (OB XOB ) OB XOB (OB XOB XOB XOB XOB XOB XOB XOB XOB XOB X
■ ♦ s_RegWrData	32'h00000000	(100100 11d 100 FFF 00 0 100 100 100 10 10 0 0 10 1 10 10 0 0 FF 110 111 111
s_IMemAddr	32'h004000A0	00400 ]00 100 100 100 10 100 100 100 100 00 00
■  s_NextinstAddr		000400 100 100 100 100 100 100 100 100 1
	32'h50000000	(3C0110 ]34   120   124   101   (0   101   131   14   3   18   (0   101   13   34   (01   (01   (01   13   14
s_Halt		
♦ s Ovil		
s_STD_SHIFT	0	
□ ◆ s_ALU_Ctl	81h00	(07
■ ◆ s_MemtoReg	2ħ0	(0
■ ⇒ s_RegDst		(0 11 10 X1 10 X1 X0 X1
s_Alu_Src		
s_ext_ctl		
w_mux_reg_rtn		(100100 ] 10 ] 100   FF   100   10   100   10   110   100   (E   110   111   111   011   110   010   110   0
w_mux1_alu_rtn	32'h00000000	(000010 Tod Too TFF Too TFF Too TOO TOO TOO TOO TOO TOO TOOODS TOOODS TOO TOO TOO TOO TOO TOO TOO TOO TOO TO
→ w_mux7_alu_rtn  → w_mux7_alu_rtn	3211000000000	(000000] 1d 100000000 [000000] 0d [100[10[10[10[10]] 00[10[10]] 1d [10000000 [000000] 0000000] (0000000] (0000000] (0000000] (0000000] (0000000] (000000000] (00000000] (000000000] (000000000] (000000000] (000000000] (000000000] (000000000] (000000000] (0000000000
		(00000000
w_dmem_lb	32'h00000040	(00000000 [00(0
➡ ◆ s_pc_p4	32'h004000A4	00400 100 100 100 100 10 100 100 100 100
s_rs_data_o	3211000000000	(000000 110 100000000 1000000 100 100 10
	32'h00000000	(00000 Tod Too Too Too To Tod Too Too Too Too
□ ♦ s_ext_o	3211000000000	(000010 100 100 1FF 100 10 100 100 100 10
s_ALU_Carry		
s_ALU_Zero		
S_mux7_iD1  S_mux7_iD1	32'h00000000	(000000 10c 100 103 100 10 100 100 100 100 100 100
ë   Now	840 ns	ns 50 ns 100 ns 150 ns 200 ns 250 ns 300 ns 350 ns 400 ns 450 ns 500 ns 500 ns 650 ns 700 ns 750 ns 800 ns
G / G Cursor 1	839 ns	
Cuisoi I	039113	05


Above is the base test waveform. It's a little hard to look at but as you can see it works. For some reason the s\_Ovfl is undefined in a lot of locations but the processor still works as intended. There are a total of 41 instructions for this test and the test order is addTests, andTests, swTests, loadTests1, orTests, shiftTests, subTests, loadTests2, and shiftVariableTests.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.

◆ ICLK	-No Data-																		$\equiv$
	-No Data-		h —																
↓ IInstLd	-No Data-																		
↓ IInstAddr	-No Data-	XXXXXXXX																	
↓ IInstExt	-No Data-	XXXXXXXX																	
💠 oALUOut	-No Data-	(10010000		10010000	00000002	00000000	00000001	00000001	00000002	00000000	00000000	00000001	EFFFFFF	00000000	00000000	0000000B	0000000A	00400030	0000
🔷 s DMemWr	-No Data-																		
s DMemAddr	-No Data-	(10010000		10010000	00000002	00000000	00000001	00000001	00000002	00000000	00000000	00000001	FFFFFFF	00000000	00000000	0000000B	0000000A	00400030	10000
s_DMemData	-No Data-	(0000000	0	00000000	00000000	00000000		00000001		00000002		00000002	00000001		00000000	10010000		00000000	
s_DMemOut	-No Data-	(00000000)																	
s_RegWr	-No Data-																		
\$_RegWrAddr	-No Data-	(01		10	08	09					08	09				10	1F	00	
\$_RegWrData	-No Data-	(10010000		10010000	00000002	00000000	00000001	00000001	00000002	00000000	00000000	00000001	FFFFFFF	00000000	00000000	0000000B	00400030	00400030	1000
s_IMemAddr	-No Data-	0040000			00400008								00400020						
s_NextInstAddr	-No Data-	0040000	0		00400008														
🔷 s_Inst	-No Data-	(3C011001		34300000	20080002	20090000	21290001	1509FFFE	21290001	1509FFFE	20080000	2129FFFF	1509FFFE	2129FFFF	1509FFFE	0810000B	0C1000	03E00008	500
🐤 s_Halt	-No Data-																		
\$_OV11	-No Data-										_								
s_STD_SHIFT	-No Data-																		
S_ALU_Ctl	-No Data-	07		04	10			48	10	48	10		48	10	48	10		00	
\$_MemtoReg	-No Data-	(0																	
\$_RegDst	-No Data-	(0															3	1	Į0
s_Branch	-No Data-																		
s_Alu_Src	-No Data-																		
s_ext_ctl	-No Data-																		
\$_Jump	-No Data-																		-
\$_Jr	-No Data-																		_
♦ s_jal	-No Data-																		_
\$_pc_p4	-No Data-	0040000			004000	00400010										00400028			
🔷 s_rs_data_o	-No Data-	(00000000)		10010000									00000000					00400030	1000
s_rt_data_o	-No Data-	(0000000			00000000			00000001		00000002		00000002			00000000			00000000	
s_ext_o	-No Data-	(00001001		00000000	00000002	00000000	00000001	FFFFFFE	00000001	FFFFFFE	100000000	REFEREN	FFFFFFE			0000000B	A0000000	80000000	1000
s_ALU_Carry	-No Data-																		
s_ALU_Zero	-No Data-																		
• Now	360 ns	1.1		50 ns			ns i		150 ns			ns i		250 ns		1 1 1	ns i		3

Above is the waveform for the control flow tests. The first two instructions are using add to get values in the registers, and the the following tests upuntil the s\_Jump signal becomes 1 are beq and bne tests. When the s\_Jump signal first becomes 1, that is an unconditional jump which jumps to a jal instruction which jumps backwards and links to a jr instruction which then returns to the halt instruction. This way we could test all the jump instructions in only 3 lines of code.

[Part 3 (c)] Create and test an application that sorts an array with N elements using the BubbleSort algorithm (link). Name this file Proj1\_bubblesort.s.



While it was kind of hard to show this in an easy to understand way while describing it in terms of wave forms, you can see that every time the DmemWr is enabled, we give 2 memory addresses, each 4 apart. This is done during the Swap part of the code, this indicates that a swap of two numbers was needed and we wrote the swap to memory, the new address. Then, as we get further and further down the line of swaps, the need to swap becomes less and less, as seen above until it sends with no swaps. This was further confirmed to have worked correctly as it was given a pass by running a test, and successfully complete.

23.407 0.008 clock pessimism removed

23.387 -0.020 clock uncertainty 23.405 0.018 uTsu reg:regist|dffg\_N:\

G\_dffg\_Nbit:23:dffg\_i|dffg:\Nbit\_dffg:22:DFFGG|s\_Q Data Arrival Time : 43.823 Data

Required Time: 23.405 Slack: -20.418 (VIOLATED)

Maximum Frequency=Data Required Time1/ Data Required Time=23.405ns=23.405×1 Data Required Time=23.405 ns=23.405×10-9 s0-9s Maximum Frequency=1/23.405×10-9 HzMaximum Frequency=23.405×10-91Hz 42.73 MHZ?