



- Control wires: $w_{\langle \text{Output name} \rangle}$ Ctl
- All Wires Are lowercase



Fetch Logic

- Control wires: $w_<OutputName>$ Ctl
- All wires are lowercase

4x input \rightarrow fetch logic
1x output



Fetch Logic

- Control Wires: $w_ \langle \text{Output name} \rangle$ Ctl
- All Wires Are lowercase

output in r

