

CprE 381: Computer Organization and Assembly-Level Programming

Project Part 2 Report

Team Members: _____ Alek Norris _____

_____ Drew Kearns _____

Project Teams Group #: _____ Term Proj1_2s_07 _____

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required

1	Datapath signals						Notes			
2	Datapath signal	IF (Instruction Fetch)	ID (Instruction Decode)	EX (Execute)	MEM (Data Memory)	WB (Writeback)				
3	o_halt[1]	No	s_ID_halt	s_EX_halt	s_MEM_halt	s_WB_halt	Halt needs to happen in the <u>writeback</u> stage			
4	o_STD_Shift[1]	No	s_ID_STD_Shift	s_EX_STD_SHIFT	No	No				Key
5	ALUSrc[1]	No	s_ID_ALU_Src	s_EX_ALU_Src	No	No				Control Signals (from decoder)
6	ALU_Control[8]	No	s_ID_ALU_Control	s_EX_ALU_Control	No	No				Control Signals (from other)
7	o_MemToReg[2]	No	s_ID_MemToReg	s_EX_MemToReg	s_MEM_MemToReg	s_WB_MemToReg				Does not need to be stored
8	o_MemWrite[1]	No	s_ID_MemWrite	s_EX_MemWrite	s_MEM_MemWrite	No				
9	o_RegWrite[1]	No	s_ID_RegWrite	s_EX_RegWrite	s_MEM_RegWrite	s_WB_RegWrite				
10	o_RegDst[2]	No	s_ID_RegDst	s_EX_RegDst	No	No				
11	o_Jump[1]	No	s_ID_Jump	s_EX_Jump	s_MEM_Jump	No				
12	o_ext_ctl[1]	No	s_ID_ext_ctl	s_EX_ext_ctl	s_MEM_ext_ctl	No				
13	o_jal_c[1]	No	s_ID_jal	s_EX_jal	s_MEM_jal	s_WB_jal	jal signal is used to know if we're writing PC+4 or the output from MemToReg			
14	o_jr[1]	No	s_ID_jr	s_EX_jr	s_MEM_jr	No				
15	o_Branch[1]	No	No	s_EX_Branch	s_MEM_Branch	No	Output from ALU			
16	PC[31:0]	s_IF_PC	No	No	No	No	NextInstrAddr			
17	PC+4[31:0]	s_IF_PCP4	s_ID_PCP4	s_EX_PCP4	s_MEM_PCP4	s_WB_PCP4	Carry all the way to the end to write back when jal. Use for input of Add1 and MUX2. (w_add0_add1, w_add0_mux2)			
18	w_Instr[31:0]	s_IF_Instr	w_ID_Instr	No	No	No				
19	w_Instr[25:0]	No	w_ID_Instr_25to0	No	No	No				
20	w_Instr[31:26]	No	w_ID_Instr_31to26	No	No	No				
21	w_Instr[5:0]	No	w_ID_Instr_5to0	No	No	No				
22	w_Instr[25:21]	No	w_ID_Instr_25to21	No	No	No				
23	w_Instr[20:16]	No	s_ID_Instr_20to16	s_EX_Instr_20to16	No	No	Register Rt addr			
24	w_Instr[15:0]	No	w_ID_Instr_15to0	No	No	No				
25	w_Instr[15:11]	No	s_ID_Instr_15to11	s_EX_Instr_15to11	No	No	Register Rd addr			
26	s_rs_data[32]	No	s_ID_rs_data_o	s_EX_rs_data_o	s_MEM_rs_data_o	No	output from Register (w_jr_ra_pc_next)			
27	s_rt_data[32]	No	s_ID_rt_data_o	s_EX_rt_data_o	s_MEM_rt_data_o	No	output from Register			
28	w_ext_o[32]	No	w_ID_ext_o	w_EX_ext_o	No	No	output from sign extender			
29	w_s120_o[28]	No	w_ID_s120_o	w_EX_s120_o	No	No				
30	w_pc4_s120_o	No	No	w_EX_pc4_s120_o	s_MEM_pc4_s120_o	No				
31	w_WrAddr	No	No	w_EX_RegWrAddr	w_MEM_RegWrAddr	w_WB_WrAddr				
32	w_shift_add1	No	No	w_EX_shift_add1	No	No	Extended immediate shifted left 2.			
33	w_ALU_o	No	No	s_EX_ALU_o	s_MEM_DMEm_Addrs	s_WB_DMEm_Addrs				
34	w_add1_mux2	No	No	s_EX_add1_mux2	s_MEM_add1_mux2	No				
35	w_MUX7_o	No	No	w_EX_MUX7_o	No	No	ALU input A			
36	w_MUX1_o	No	No	w_EX_MUX1_o	No	No	ALU input B			
37	w_MUX2_MUX3	No	No	No	w_MEM_MUX2_MUX3	No				
38	w_MUX3_MUX5	No	No	No	w_MEM_MUX3_MUX5	No				
39	w_PC_next	No	No	No	w_MEM_PC_next	No	I don't know if this technically goes in IF or not			
40	s_DMEm_out	No	No	No	w_MEM_DMEm_out	w_WB_DMEm_out				
41	s_DMEm_Lb	No	No	No	s_MEM_DMEm_Lb	s_WB_DMEm_Lb				
42	s_DMEm_Lh	No	No	No	s_MEM_DMEm_Lh	s_WB_DMEm_Lh				
43	w_RegWrData	No	No	No	No	w_WB_RegWrData				


during each pipeline stage.

[1.b.ii] high-level schematic drawing of the interconnection between components.

Timing diagram showing signals CLK, o_branch, w_Jump, we, data, alu_out, addr, o_Q, and o_ALU_Zero over time. The diagram includes a 'Msgs' column with numerical values for each signal.

Signal	Msgs
CLK	1
o_branch	0
w_Jump	0
we	0
data	32'd0
alu_out	32'd0
addr	32'd0
o_Q	32'...
o_ALU_Zero	1

Seen above is the bubble sort example of a data hazard and a control hazard avoidance. You can see its bubble sort being performed by seeing the memory locations of the first (Addr) 5,4 being compared, then 6,5 being compared, you can also see if write enable is up, then we were doing a swap of the numbers in memory. You can confirm the swap by seeing that 54,-1 swapped, then the next comparison is 54,0. This is because it always moves the smaller number to the left more position. To see the data hazards being delt with you can see the code, I was able to swap the addiu around to allow only 2 nops before the BEQ comparison. That's why the larger address is on the left and not the right, and originally it made more sense to have the lower address on the left and the higher on the right as visually it made more sense. You can then see that after every Beq or jump there is 3 nops. Confirmed with the yellow lines, you can see 3 alu zero signals being asserted, meaning that only 3 nops had to be used. We were able to reduce our control hazard potentials from 4 to 3 by moving our jump logic into the Memory stage. Later we'd go on to reduce it even further by updating the main registers to update on a negative clock edge, but that was explicitly stated not to do for the software pipeline.



Besides being able to pass the bubblesort with the given testing software, we can tell the program executed correctly, because of the final branch, , followed by 3 nops, then 3 cycles later in the WB stage the Halt signal is high, meaning we successfully exited the program at the desired ending.

```


2      nop
3      nop#####
4      nop
5      sw      $4, 0($3)
6      lasw    $4, res
7      #lui    $3,%hi(res_idx)
8      #sw     $4,%lo(res_idx)($3)
9      #lui    $4,%hi(res)
0      sll     $3,$2,2
1      #      srl     $3,$3,1
2      #      sra     $3,$3,1
3      #      sll     $3,$3,2
4
5      #      xor     $at, $ra, $2 # does nothing
6      #      nor     $at, $ra, $2 # does nothing
7
8      lasw    $2, res
9      nop
0      nop#####
1      nop
2      andi    $at, $2, 0xffff # -1 will sign exte

```

Here we were able to avoid data hazards by just removing redundant instruction. I saw while looking at them that we were shifting and the value of \$3 was not changing, regardless of the three instructions running as no matter what they'd end with the same value. This was an example of data hazard avoidance.(because of it being very hard to find instruction ~instruction 1000 on the waveform I did not include a waveform corresponding for this.)



Because of the length of this phot it does look kind of weird, and I choose to crop out the signals. However, I felt it showed the jumping and recursion the best, see below for more details. But this is at the exiting of grendle, where it attempts to do a branch inside welcome, does not branch, then executed the last loaded \$31, using jr, which takes it to the pump label. It then halts and this is seen as the halt signal becoming high.



Here at the two yellow lines you can see that first the Jr Signal is asserted, then its followed by a halt. On the left red circle you can see when register 31 is written to via the load word, then in the middle you can see the alu out putting out the new jump location, and 2 cycles later the pc changing to the same location. You can also look at some additional data hazard avoidance by seeing that if there are 3 cycles where alu a and alu b are zero, a nop was performed (less than the max of 4) to avoid data dependencies, or if we were looking at a jump occurring just before the nops, a case of avoiding a control hazard.


[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

53.02mhz, the critical path for this, starting at the pc would be from pc/IFIDPipe/Registers/IDEXPipe/Mux7/ALU/EXMEMPipe/DMEM/WordDecoder/MEMWBPipe/Mux4/Mux6/(Write back to registers occur here)


[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.

[illegible]


You can see here that when stall is active, none of the outputs change, even though the physical input `idInstr15t11` is still driving them.



You can then see here, that when flush is enabled, everything is cleared to 0 on the positive edge of the clock. Flush for this tb was hooked up to one signal to test how it works, but in the final design is hooked up with individual signals, you can also see here that stall is enabled on a couple of the registers, but they still default to 0.



You can see here that the written information in the IF stage is available in the WB output 4 stages later



If a stall occurs across the board or just in a local value, you can see the written output values do not change in regards to that register stack.

[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

	A		C
	Instruction		Signal Where Produced
2	add		S_Dmem_Addr
3	addi		S_Dmem_Addr
4	addiu		S_Dmem_Addr
5	addu		S_Dmem_Addr
6	and		S_Dmem_Addr
7	andi		S_Dmem_Addr
8	lui		S_Dmem_Addr
9	lw		S_Dmem_Out
10	nor		S_Dmem_Addr
11	xor		S_Dmem_Addr
12	xori		S_Dmem_Addr
13	or		S_Dmem_Addr
14	ori		S_Dmem_Addr
15	slt		S_Dmem_Addr
16	slti		S_Dmem_Addr
17	sll		S_Dmem_Addr
18	srl		S_Dmem_Addr
19	sra		S_Dmem_Addr
20	sw		N/A
21	sub		S_Dmem_Addr
22	subu		S_Dmem_Addr
23	beq		N/A
24	bne		N/A
25	j		N/A
26	jal		s_IF_pc_p4
27	jr		N/A
28	lb		s_MEM_Dmem_Lb
29	lh		s_MEM_Dmem_Lh
30	lbu		s_MEM_Dmem_Lb
31	lhu		s_MEM_Dmem_Lh
32	slv		S_Dmem_Addr
33	srlv		S_Dmem_Addr
34	srav		S_Dmem_Addr
35	halt		N/A

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

Producer And Consumer Chart									
Instruction	Signal Where Produced	Stage Produced In / FWD From	Stages Can Be Forward From (Check Drawing For Letter Key)	Consumer	Signal #1 Where Value Is Consumed	Stage Consumed In #1	Signal #2 Where Value Is Consumed2	Stage Consumed In #2	
add	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
addi	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
addiu	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
addu	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
and	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
andi	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
lui	S Dmem Addr	MEM	(MEM) E (D (WB)	no	N/A	N/A	N/A		N/A
lw	S Dmem Out	MEM	(MEM) A (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
lwr	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
xor	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
xori	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
or	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
ori	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
sll	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
sllr	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
sra	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
sw	N/A	N/A	N/A	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
sub	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
subu	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
bne	N/A	N/A	N/A	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
bne	N/A	N/A	N/A	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
j	N/A	N/A	N/A	no	N/A	N/A	N/A		N/A
jal	s_F_pc_p4	IF	(IF) F	no	N/A	N/A	N/A		N/A
jr	N/A	N/A	N/A	yes	s_ID_rs_data_o	EX	N/A		N/A
lb	s_MEM_Dmem_Lb	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
lbu	s_MEM_Dmem_Lb	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
lbu	s_MEM_Dmem_Lb	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
lbu	s_MEM_Dmem_Lb	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	N/A		N/A
sllv	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
srlv	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
sra	S Dmem Addr	MEM	(MEM) E (D (WB)	yes	w_EX_mmu7_alu_rtn	EX	w_EX_mmu1_alu_rtn	EX	N/A
halt	N/A	N/A	N/A	no	N/A	N/A	N/A		N/A

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

Equations for Forwarding Logic				
Instruction Type	Equation	Forwarder 1	Forwarder 2	ELSE
Arithmetic & logic MEM #1	if ID/EX Rs out == EX/MEM out Reg dst ADDR	101	...	000
Arithmetic & logic MEM #2	if ID/EX Rt out == EX/MEM out Reg dst ADDR	...	101	000
Arithmetic & logic WB #3	if ID/EX RS out == MEM/WB out Reg dst ADDR	100	...	000
Arithmetic & logic WB #4	if ID/EX Rt out == MEM/WB out Reg dst ADDR	...	100	000
LW MEM	if ID/EX Rs out == EX/MEM out Reg ADDR & Opcode == 100011	001	...	000
LW WB	if ID/EX Rs out == MEM/WB out Reg ADDR & Opcode == 100011	100	...	000
LB MEM	if ID/EX Rs out == EX/MEM out Reg ADDR & Opcode == 100000	011	...	000
LB WB	if ID/EX Rs out == MEM/WB out Reg ADDR & Opcode == 100000	100	...	000
LBU MEM	if ID/EX Rs out == EX/MEM out Reg ADDR & Opcode == 100100	011	...	000
LBU WB	if ID/EX Rs out == MEM/WB out Reg ADDR & Opcode == 100100	100	...	000
LH MEM	if ID/EX Rs out == EX/MEM out Reg ADDR & Opcode == 100001	010	...	000
LH WB	if ID/EX Rs out == MEM/WB out Reg ADDR & Opcode == 100001	100	...	000
LHU MEM	if ID/EX Rs out == EX/MEM out Reg ADDR & Opcode == 100101	010	...	000
LHU WB	if ID/EX Rs out == EX/MEM out Reg ADDR & Opcode == 100101	100	...	000
Stall When	Stall <= '1' when ((i_EX_Reg_Dst != "00000" and (i_EX_We = '1' and (i_EX_Reg_Dst != i_ID_Reg_Rt)) or (i_EX_Reg_Dst != "00000" and (i_EX_We = '1' and (i_EX_Reg_Dst != i_ID_Reg_Rt))) else '1' when ((i_MEM_Reg_Dst != "00000" and (i_MEM_We = '1' and (i_MEM_Reg_Dst != i_ID_Reg_Rt)) or (i_MEM_Reg_Dst != "00000" and (i_MEM_We = '1' and (i_MEM_Reg_Dst != i_ID_Reg_Rt))) else '0';	Stall
Catch bad fwd	if ((i_EX_Reg_Rt = "00000" or i_EX_Reg_Rt = "00000")	000	000	...
Catch Back To Back write to same reg but fwd not needed	if ((i_EX_Reg_Rt = "00000" or i_EX_Reg_Rt = "00000")	000	000	...

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

Updated from above

	A	B	C	D	E	F	G	H	I	J
	Datapath signals						Notes			
2	Datapath signal	IF (Instruction Fetch)	ID (Instruction Decode)	EX (Execute)	MEM (Data Memory)	WB (Writeback)				
3	o_halt[1]	No	s_ID_halt	s_EX_halt	s_MEM_halt	s_WB_halt	Halt needs to happen in the writeback stage			
4	o_STD_Shift[1]	No	s_ID_STD_Shift	s_EX_STD_Shift	No	No				
5	ALUSrc[1]	No	s_ID_ALU_Src	s_EX_ALU_Src	No	No				
6	ALU_Control[8]	No	s_ID_ALU_Control	s_EX_ALU_Control	No	No				
7	o_MemToReg[2]	No	s_ID_MemToReg	s_EX_MemToReg	s_MEM_MemToReg	s_WB_MemToReg				
8	o_MemWrite[1]	No	s_ID_MemWrite	s_EX_MemWrite	s_MEM_MemWrite	No				
9	o_RegWrite[1]	No	s_ID_RegWrite	s_EX_RegWrite	s_MEM_RegWrite	s_WB_RegWrite				
10	o_RegDst[2]	No	s_ID_RegDst	s_EX_RegDst	No	No				
11	o_Jump[1]	No	s_ID_Jump	s_EX_Jump	s_MEM_Jump	No				
12	o_ext_ct[1]	No	s_ID_ext_ct	s_EX_ext_ct	s_MEM_ext_ct	No				
13	o_jal_ct[1]	No	s_ID_jal	s_EX_jal	s_MEM_jal	s_WB_jal	jal signal is used to know if we're writing PC+4 or the output from MemToReg			
14	o_jr[1]	No	s_ID_jr	s_EX_jr	s_MEM_jr	No				
15	o_Branch[1]	No	No	s_EX_Branch	s_MEM_Branch	No	Output from ALU			
16	PC[31:0]	s_IF_PC	No	No	No	No	NextInstrAddr			
17	PC+4[31:0]	s_IF_PCP4	s_ID_PCP4	s_EX_PCP4	s_MEM_PCP4	s_WB_PCP4	Carry all the way to the end to write back when jal. Use for input of Add1 and MUX2. (w_add0_add1, w_add0_mux2)			
18	w_instr[31:0]	s_IF_instr	w_ID_instr	No	No	No				
19	w_instr[25:0]	No	w_ID_instr_250	No	No	No				
20	w_instr[31:26]	No	w_ID_instr_3126	No	No	No				
21	w_instr[5:0]	No	w_ID_instr_50	No	No	No				
22	w_instr[26:21]	yes	w_ID_instr_2621	yes	yes	No				
23	w_instr[20:16]	No	s_ID_instr_2016	s_EX_instr_2016	yes	No	Register rt addr			
24	w_instr[15:0]	No	w_ID_instr_150	No	No	No				
25	w_instr[15:11]	No	s_ID_instr_1511	s_EX_instr_1511	No	No	Register rd addr			
26	s_rs_data[32]	No	s_ID_rs_data_o	s_EX_rs_data_o	s_MEM_rs_data_o	No	output from Register (w_jr_ra_pc_next)			
27	s_rt_data[32]	No	s_ID_rt_data_o	s_EX_rt_data_o	s_MEM_rt_data_o	No	output from Register			
28	w_ext_o[32]	No	w_ID_ext_o	w_EX_ext_o	No	No	output from sign extender			
29	w_i20_o[28]	No	w_ID_i20_o	w_EX_i20_o	No	No				
30	w_pc4_i20_o	No	No	w_EX_pc4_i20_o	s_MEM_pc4_i20_o	No				
31	w_WrAddr	No	No	w_EX_RegWrAddr	w_MEM_RegWrAddr	w_WB_WrAddr	The register we are writing back to.			
32	w_shft_add1	No	No	w_EX_shft_add1	No	No	Extended immediate shifted left 2.			
33	w_ALU_o	No	No	s_EX_ALU_o	s_MEM_DMEM_Addrs	s_WB_DMEM_Addrs				
34	w_add1_mux2	No	No	s_EX_add1_mux2	s_MEM_add1_mux2	No				
35	w_MUX7_o	No	No	w_EX_MUX7_o	No	No	ALU input A			
36	w_MUX3_o	No	No	w_EX_MUX3_o	No	No	ALU input B			
37	w_MUX2_MUX3	No	No	No	w_MEM_MUX2_MUX3	No				
38	w_MUX3_MUX3	No	No	No	w_MEM_MUX3_MUX3	No				
39	w_pc_next	No	No	No	w_MEM_PC_next	No	I don't know if this technically goes in IF or not			
40	s_DMEM_out	No	No	No	w_MEM_DMEM_out	w_WB_DMEM_out				
41	s_DMEM_Lb	No	No	No	s_MEM_DMEM_Lb	s_WB_DMEM_Lb				
42	i_EX_We	yes (controls pc WE)	yes	no	no	no				
43	i_MEM_We	no	yes	yes	no	no				
44	s_DMEM_Lh	No	No	No	s_MEM_DMEM_Lh	s_WB_DMEM_Lh				
45	IF Flush	yes	no	no	no	no				
46	ID Flush	no	yes	no	no	no				
47	EX Flush	no	no	yes	no	no				
48	MEM Flush	no	no	no	yes	no				
49	w_RegWrData	No	No	No	No	w_WB_RegWrData				
50	IF Stall	yes	no	no	no	no				
51	ID Stall	no	yes	no	no	no				


Key
Control Signals (from decoder)
Control Signals (from other)
Does not need to be stored

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs. Branch, jump, and jal (or anything that jumps.) this is executed for us in the Memory stage, because of this we had to add a special instruction to the PC We to not allow a stall to occur in the PC if flush or stall is occurring at that exact time (flush would occur during the execute stage for us in anything that results in a jump)

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

For Anything that meets the criteria for the stall we gave above we had it stall the IF_ID registers, as well as the pc. Along with this, we also had the ID_EX registers flushed as to make sure a junk instruction doesn't make its way through.

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



[2.e – i, ii, and iii] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

TODO

[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

TODO

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

TODO

[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

TODO