# Lab 3 Tutorial

# Exploring Verilog

- Verilog can express logic beyond the basic gateby-gate specification.
  - Typically in always blocks
- Example: case statements
  - Not the same as case statements in other languages!
  - case statements in Verilog provide output behaviour for all possible input values
    - Like specifying the output for all minterm cases
  - How would you do a multiplexer with this?

### Part 1: Mux + case statement


- Use case statement and always block to implement a 7-to-1 multiplexer.
  - See the example of a hex\_decoder from class.

### Key points:

- Combination circuits w/ an always block.
  - Use \* in the sensitivity list of your always block.
- Don't forget the default case! Or else the tool will need to have memory (which we haven't done yet).
- New storage term: reg (used similar to wire)
  - Use wire with assignment statement outside always blocks, and reg within them.

# Part 2: Ripple Carry Adders

- Implement a Ripple Carry Adder by connecting (chaining) four full-adders together.
  - Must use hierarchical design!



### Part 3

- Implement a simple ALU (Arithmetic Logic Unit) and display inputs/ouputs to LEDs and 7-segment display (in hex).
  - You should reuse work you did in Lab 2.
  - Uses mux to implement addition, subtraction, inversion, etc.
    - More Verilog operators! ©

# Useful Verilog Operations


#### **Verilog Operators**

Operator Type	Operator Symbol	Operation Performed	Number of Operands
Arithmetic	* / + - % **	multiply divide add subtract modulus power (exponent)	two two two two two
Logical	! && 	logical negation logical and logical or	one two two
Relational	> < < >= <=	greater than less than greater than or equal less than or equal	two two two
Equality	!=	equality Inequality case equality case inequality	two Two two

Equality == equality tw Inequality Tw case equality tw case inequality ty

## Bitwise Operators

- Bitwise Operators (see Table 1 from Lab2)
  - If you use a bitwise operator with two n-bit operands, the result is also an n-bit vector.
- For example:
  - □ 3'b101 & 3'b011 → 3'b001



- More general mathematical notation:
  - $(X_{n-1}X_{n-2}..X_1X_0 \& Y_{n-1}Y_{n-2}..Y_1Y_0)$  results in  $W_{n-1}W_{n-2}..W_1W_0$  where  $W_i$  is  $(X_i \& Y_i)$  for every i in [0, n-1].
  - You can use any of these bitwise operators in place of &.

### Reduction Operators

- Reduction Operators have same symbol as bitwise, but
  - they take a single multi-bit operand, and
  - they result in a single-bit vector.
- For example:
  - (& 3'b101) results in 1'b0
- General mathematical notation:
  - - Think of this as feeding all n bits of  ${\tt X}$  into a single n-input AND gate with output  ${\tt W}_0$
  - You can use any of the reduction operators in place of &.

# Replication and Concatenation

- The binary value 011 (3 in decimal) is the same as 0011 or 00000011.
  - Adding zeros in the most significant bits of a positive or an unsigned number does NOT change the number being represented!

#### Example:

- If the output of a module is 3-bits and you want to feed it to a 5-bit input of another module, you'd need to use both replication & concatenation!
  - See Background section on Lab3 handout.

# More Complex Force Commands

```
force {a} 0 0, 1 20 -repeat 40 force {b} 0 0 ns, 1 40 ns -r 80
```

- What's happening here:
  - The waveform for a (see first force command) starts low (logic-0) @ 0ns
  - At 20ns, it goes high (changes to logic-1).
  - It stays high until 40ns when this process repeats
    - (i.e., it goes back to o until 60ns; at 60ns it goes back to 1 until 80ns and so on..)
    - a is represented by a square wave with a period of 40ns
  - The square waveform for b has double the period of a.
- Don't forget to follow these force commands with a run command (e.g., run 16ons)!

### Specifying a vector:

- What you might want to do:
  - wire multibit vector [3:0];
- The you should do:
  - wire [3:0] multibit vector;
- Additional notes:
  - You can specify a part of this vector's bits (a subset of wires) by writing: multibit vector [2:1]