Quiz 4 SC 1005

Q1. What should be the constraint in verilog code to assign output oflow to the LED display (LD3)

For this question, look on the BASYS to see which port LO3 is at (e.g. V19)

- a. set-property IOS TANDARD LUCMOS 33 [get-ports { b[0]}]
- 6. Set_property PACKAGE_PIN V19 [get_ports & LD36]
- c. set_property PACKAGE_PIN LD3 [get_ports of oflow of]
- d. set_property PACKAGE_PIN VIS [get_ports of oflows]
- Q2. Given the following Verilog code for the 7-digit decoder from

Show the decoder to assign to seg	įŦ	• •	0			•	•
- The display show number 3	•		•			•	٠
	٠		•			٠	٠
- The display shows character F	•	• •	•	0 0		•	•
1/11/0/0/1	•		٠			٠	٠
Q3. Which one of the following is a sum of	F	pro	duct	K.J. 2	pres	Sion	n.?
Free mark, I don't remember the option			0			•	•
Q4. Open drain ouputs can be connected			e th	er :	0 . 1	orn	· ~
a wired AND overput which will be low							
of the individual output is low True or F				0 (•	•
Q5. Assume you have a module extrac				- bi	t in	put	· ;
× and t-bit out put y. Suppose you want t							
with input dance and output seg. I what is the							
run this in verilog?			0			•	•
a m1 extract (. input (danode), output (seg_L))	•		•	•		•	٠
b extract unt (. input (danode), output (regl))	•		•	• •			٠
C m1 extract (x(danode), y(seg-L))	•		0				٠
dextract m1(x(danode), y(seg_L))		• •	•				٠
QG. Given a moustern f(a,b,c) = teM	. () ₁ 8 ₁	ေ).	liha	t is	the	۰
following vertleg code to express the new term?			0			•	۰
[با م	blo).		•	•

 α

q

Q7. Which of the following is correct.

a. Active low 3) output O when negated

b. logic low can be connected to an active high

c. logic high cannet be connected to an active law

d. Active high =) output O when asserted