

#100 DAYS OF RTL


DAY 6/100 Insights

DECODER




DECODER

w_1	w_0	y_0	y_1	y_2	y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



(a) Truth table

(b) Graphical symbol



(c) Logic circuit


Case statement

```
module dec2to4case (W, En, Y);  
input [1:0]W;  
input En;  
output reg [0:3] Y;  
always @(W, En)  
case ({En,W})  
3'b100: Y = 4'b1000;  
3'b101: Y = 4'b0100;  
3'b110: Y = 4'b0010;  
3'b111: Y = 4'b0001;  
default: Y = 4'b0000;  
endcase  
endmodule
```


DECODER WITH ENABLE

En	w_1	w_0	y_0	y_1	y_2	y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

(a) Truth table



(b) Graphical symbol



(c) Logic circuit


Decoder generic

Why is it helpful

```

2
3 module decodergeneric
4   #(parameter N =3) (
5     input [N-1:0] w
6     input en
7     output reg [0: 2**N-1] y
8   )
9   always @(w, en) I
0   begin
1     y='b0; //default
2     if (en)
3       y[w] =1'b1;
4     else
5       y='b0;
6
7   end
8   endmodule
9

```



It can help implement such design easily