


**#100 DAYS OF RTL**  
**DAY 2/100 Insights**  
**MULTIPLEXERS**

Using assign statement

Explored and Implemented different methods of implementing 2x1 MUX

```
module mux2to1 (w0, w1, s, f);  
input w0, w1, s;  
output f;  
assign f = s ? w1 : w0;  
endmodule
```



```
////////////////////////////////////  
module mux2to1 (w0, w1, s, f);  
input w0, w1, s;  
output reg f;  
always @(w0, w1, s)  
if (s == 0)  
f = w0;  
else  
f = w1;  
endmodule
```

Using if-else

$s$	$f$
0	$w_0$
1	$w_1$

```
} module mux2to1 (w0, w1, s, f);  
input w0, w1, s;  
output reg f;  
} always @(w0, w1, s)  
} f = s ? w1 : w0;  
} endmodule
```


using always block

What is different in this than  
assign statement

It is not continuously being  
evaluated

only gets evaluated when  
always statement gets  
activated

# Different Methods of implementing 4x1 MUX




# Method 1 conditional Operator


```
module mux4to1 (w0, w1, w2, w3, S, f);  
input w0, w1, w2, w3;  
input [1:0] S;  
output f;  
assign f = S[1] ? (S[0] ? w3 : w2) : (S[0] ? w1 : w0);  
endmodule
```

## How it works?

### Case 1 $s[1]=1$




After checking  $s[1]$  condition  
It will check  $s[0]$




If  $s[0]$  is 0 then  $f=w2$  else  $w3$

### Case 2 $s[1]=0$




MUX 1 WILL BE ACTIVE



If  $s[0]$  is 0 then  $f=w0$  else  $w1$

## Method 2 If else

```
module mux4to1 (w0, w1, w2, w3, s, f);  
input w0, w1, w2, w3;  
input [1:0] s;  
output reg f;  
always @(*)  
if (s == 2'b00)  
f = w0;  
else if (s == 2'b01)  
f = w1;  
else if (s == 2'b10)  
f = w2;  
else  
f = w3;  
endmodule
```



## Method 3 CASE statement


```
module mux4to1 (W, S, f);  
input [0:3] W;  
input [1:0] S;  
output reg f;  
always @(W, S)  
case (S)  
0: f = W[0];  
1: f = W[1];  
2: f = W[2];  
3: f = W[3];  
endcase  
endmodule
```

$s_1$	$s_0$	$f$
0	0	$w_0$
0	1	$w_1$
1	0	$w_2$
1	1	$w_3$

# 4X1\_GATE\_LEVEL\_MODELING

```
module mux_4_to_1( out , i0 , i1 , i2 , i3 , s1 , s0 );  
output out;  
input i0 , i1 , i2 , i3 ;  
input s0 , s1 ;  
wire s1n , s0n , y1 , y2 , y3 ;  
not G1( s1n, s1) ;  
not G2( s0n, s2) ;  
and G3(y0 , i0 , s1n, s0n);  
and G4(y1 , i1 , s1n, s0);  
and G5(y2 , i2 , s1, s0n);  
and G6(y3 , i3 , s1, s0);  
or G7(out , y0, y1, y2, y3);  
endmodule
```

## How it works



The screenshot displays the Xilinx Vivado IDE interface during a behavioral simulation. The top bar shows the project name 'SIMULATION - Behavioral Simulation - Functional - sim\_1 - mux\_4x1\_nbit\_tb'. The left sidebar contains the 'PROJECT MANAGER' with tabs for 'mux\_2x1\_nbit.v', 'mux\_4x1\_nbit.v', 'mux\_4x1\_nbit\_tb.v', and 'Untitled 1'. Below this is the 'SOURCES' pane showing a list of variables: w0[3:0] (3), w1[3:0] (5), w2[3:0] (7), w3[3:0] (11), s[1:0] (3), f[3:0] (11), and N[31:0] (4). The 'SIMULATION' pane shows a waveform plot with a time axis from 0.000 ns to 50.000 ns. A yellow vertical cursor is positioned at 18.612 ns. The waveform shows several signals, including w0, w1, w2, w3, s, f, and N, with values changing over time. The 'RTL ANALYSIS' pane is empty.

**More interesting Methods of implementing MUX  
On Day 3!**