
## SEQUENTIAL CIRCUITS-DFF

Lecture-8

### COMBINATIONAL CIRCUITS


**Combinational Circuits** 






**Sequential Circuits** 







## FLIP-FLOP




Characteristic Table

D	C	Q
1	<b>†</b>	1
0	<b>†</b>	0






## SEQUENTIAL CIRCUIT




### MORE DETAILS



#### EXAMPLE

```
bool sequential_parity(ap_uint<N> a)
{
  bool b=0;
  for (int i = 0; i < n; i++)
    b = b^a[i];
  return b;
}</pre>
```

Hardware design described in C




Simplified hardware architecture

#### **EXAMPLE: ONE ITERATION**

```
bool sequential_parity(ap_uint<N> a)
{
  bool b=0;
  for (int i = 0; i < n; i++)
    b = b^a[i];
  return b;
}</pre>
```


Hardware design in C

These two DFFs are the same




One iteration of the loop


## EXAMPLE: SEQUENCE OF EXECUTION




#### SEQUENTIAL CIRCUITS: SEQUENCE OF EXECUTION



## SETUP AND HOLD TIME




## PROPAGATION DELAY & SETUP/HOLD TIME





#### CLOCK ANATOMY Data Combinatio D nal circuit clk clk Clock-Clock period = T Clock signal Calculation time Data (propagation delay) Hold time Setup time. Uncertainty Effective clock Clock period

## CLOCK CONSTRAINT IN HLS





## STATE







## DFF STATE







## STATE DIAGRAM






## STATE DIAGRAM ATE







## RESET SIGNAL



- \* Active High
- \* Active Low






## RESET SIGNAL CONFIGURATION IN HLS

reset: none control state all

reset async:

reset level: low

high



#### RESET SIGNAL IN HLS

```
void dffs_register(bool d, ap_uint<3> &q) {
    #pragma HLS INTERFACE ap_none port=d
    #pragma HLS INTERFACE ap_none port=q
    #pragma HLS INTERFACE ap_ctrl_none port=return


    static ap_uint<3> reg = 0b000;

    reg = reg >> 1;
    reg[2] = d;

    q = reg;
}
```





## SIMPLE REGISTER STRUCTURE




## REGISTERS IN HLS void func(...) { static int x; 32 bits *for* (unsigned int i = 0; i < 1024; i++) 10-bit register

#### REGISTER TYPES - SHIFT REGISTER





### REGISTER TYPES – PARALLEL LOAD SHIFT REGISTER




Parallel load shift register


#### REGISTER TYPES IN HLS

```
void func(...) {
   static ap_int<10> x;
   x = 2;
                                        →Parallel load
                                        →Shift right
   x = x >> 2; ———
                                        →Shift left
   x = x << 4; -
                                        → Bit access
   x[5] = 10;
```

## BASIC EXAMPLE WITH VITIS-1



## BASIC EXAMPLE WITH VITIS-2



## Any Question...

# Thank you