# **Experiment no. 03:**

**Combinational Circuit:** 

**Structural Modeling Simulation Using Vivado** 

**Submitted To:** 


Dr. Ubaid Ullah Fayyaz

**Submitted By:** 


**Ans Qasim** 

2022-EE-171

## **Block Diagram:**



# Circuit Diagram:



## **Truth Table:**

а	b	С	c'	ab	ab1	ab2	d	х	У
0	0	0	1	0	1	0	1	1	0
0	0	1	0	0	1	0	1	0	0
0	1	0	1	1	1	1	0	0	0
0	1	1	0	1	1	1	0	1	0
1	0	0	1	1	1	1	0	0	0
1	0	1	0	1	1	1	0	1	0
1	1	0	1	1	0	1	1	0	1
1	1	1	0	1	0	1	1	1	1

Code:

```
module lab3(
   input logic a,
    input logic b,
    input logic c,
    output logic x,
     output logic y
);
    logic p, q, r, s, t;
    assign p = ~c;
     assign q = a \mid b;
    assign r = \sim (a \& b);
     assign s = a \mid b;
     assign t = p ^ q;
     assign x = r ^ s;
     assign y = q \epsilon t;

  endmodule
  endmodule
```

## Time Delay:

Name	Slack	^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
3 Path 1		00	3	2	2	b	X	6.756	5.150	1.606	00	input port clock		
→ Path 2		00	3	2	1	С	у	6.750	5.144	1.606	00	input port clock		

### **Resource Utilization:**

1. Slice Logic

Site Type	Use	d	Fixed	i	Available	İ	Util%	1
Slice LUTs*	† 	1		)	63400			1
LUT as Logic	I	1	1 0	)	63400	Ī	<0.01	Ī
LUT as Memory	I	0	1 0	)	19000	I	0.00	Ī
Slice Registers	I	0	1 0	)	126800	I	0.00	I
Register as Flip Flop	I	0	1 0	)	126800	I	0.00	I
Register as Latch	I	0	1 0	)	126800	I	0.00	I
F7 Muxes	I	0	1 0	)	31700	I	0.00	I
F8 Muxes	I	0	1 0	)	15850	I	0.00	I
+	+		+	-+		+-		+

#### 4. IO and GT Specific

\_\_\_\_\_

Site Type						Available		
Bonded IOB	i	5	i	0	i	210		2.38
Bonded IPADs	1	0	I	0	1	2	I	0.00
PHY_CONTROL	1	0	I	0	1	6	I	0.00
PHASER_REF	1	0	I	0	1	6	I	0.00
OUT_FIFO		0	I	0	1	24	I	0.00
IN_FIFO	1	0	I	0	1	24	I	0.00
IDELAYCTRL	1	0	I	0	1	6	I	0.00
IBUFDS		0	I	0	1	202	I	0.00
PHASER_OUT/PHASER_OUT_PHY	1	0	I	0	1	24	I	0.00
PHASER_IN/PHASER_IN_PHY	1	0	I	0	1	24	I	0.00
IDELAYE2/IDELAYE2_FINEDELAY		0	I	0	I	300	I	0.00
ILOGIC	1	0	I	0	1	210	I	0.00
OLOGIC	1	0	I	0	1	210	I	0.00
+	+		+		+		+-	+

### 7. Primitives

Ref Name	Used	Functional Category
IBUF     OBUF     LUT3	3 2 1	,