

Experiment no. 03:

Combinational Circuit:

Structural Modeling Simulation Using Vivado

Submitted To:


Dr. Ubaid Ullah Fayyaz

Submitted By:


Ans Qasim

2022-EE-171

Block Diagram:



Circuit Diagram:



Truth Table:

a	b	c	c'	ab	ab1	ab2	d	x	y
0	0	0	1	0	1	0	1	1	0
0	0	1	0	0	1	0	1	0	0
0	1	0	1	1	1	1	0	0	0
0	1	1	0	1	1	1	0	1	0
1	0	0	1	1	1	1	0	0	0
1	0	1	0	1	1	1	0	1	0
1	1	0	1	1	0	1	1	0	1
1	1	1	0	1	0	1	1	1	1

Code:

```

module lab3(
    input logic a,
    input logic b,
    input logic c,
    output logic x,
    output logic y
);

    logic p, q, r, s, t;
    assign p = ~c;
    assign q = a | b;
    assign r = ~(a & b);
    assign s = a | b;
    assign t = p ^ q;
    assign x = r ^ s;
    assign y = q & t;
endmodule

```

Time Delay:

Name	Slack ^{^1}	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
↳ Path 1	∞	3	2	2	b	x	6.756	5.150	1.606	∞	input port clock		
↳ Path 2	∞	3	2	1	c	y	6.750	5.144	1.606	∞	input port clock		

Resource Utilization:

1. Slice Logic

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	1	0	63400	<0.01
LUT as Logic	1	0	63400	<0.01
LUT as Memory	0	0	19000	0.00
Slice Registers	0	0	126800	0.00
Register as Flip Flop	0	0	126800	0.00
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

4. IO and GT Specific

Site Type	Used	Fixed	Available	Util%
Bonded IOB	5	0	210	2.38
Bonded IPADs	0	0	2	0.00
PHY_CONTROL	0	0	6	0.00
PHASER_REF	0	0	6	0.00
OUT_FIFO	0	0	24	0.00
IN_FIFO	0	0	24	0.00
IDELAYCTRL	0	0	6	0.00
IBUFDS	0	0	202	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	24	0.00
PHASER_IN/PHASER_IN_PHY	0	0	24	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	300	0.00
ILOGIC	0	0	210	0.00
OLOGIC	0	0	210	0.00

7. Primitives

Ref Name	Used	Functional Category
IBUF	3	IO
OBUF	2	IO
LUT3	1	LUT
LUT2	1	LUT

