

Instruction Cycle

Page No.

Introduction:

Instruction cycle: The time required to execute and fetch an entire instruction is called instruction cycle. An instruction cycle consists of fetch cycle and execute cycle.

In fetch cycle. CPU fetches

opcode from the memory. The necessary steps
which are carried out to fetch an opcode from
memory. constitute a fetch cycle. In fetch cycle
enstruction 18 fetched by the address stored
en program counter (PC) and then stored in the
instruction register.

The necessary steps which are carried out to felch an opcode from m get data of any from memory to perform specific operation specified in an instruction constitute an execution cycle. The total time required to execute an instruction given by IC = Fe+ Fe. The 8085 consists of 1-6 machine cycles or operations.

Machine cycle: The time required by the micro processor to complete an operation of accessing memory or input /output devices 48 called machine cycle. This cycle may consists of 3 to 6 T-states.

T-states: One time period of frequency of microprocessor 18 called t-state OR It is defined as one sub division of the operation performed in one clock period. A t-state 18 measured from the falling edge of one clock pulse to the falling edge of the next clock pulse. Fetch cycle takes four t-states and execution cycle three t-states.

Let address = 2050 Higher Address address Page

Jaming diagram: The necessary steps which are carried in a machine cycle can be represented graphically. Such graphical representation is called teming diagram!
Timing diagram consists of

following things:

hower order address -> It is the lower bit of address where opcode is stored. Multiplexed address and data bus ADo-AD, are used

Higher order address > It is higher bit of address where opcode is stored. Multiplexed address. and data bus ADB - ADIS are used.

iii) ALE -> It provides signal for multiplexed address and data bus. If signal is high or 1, multiplexed address and data bus well used as address bus. To fetch lower bit of address, signal is 1 so that multiplexed can act as address bus. If signal is low or multiplexed bus will be used as data bus. When Mower bit of address is fetched then it will act as data bus as the signal is low.

and (low active) -> If signal is high or 1, no data is read by micro processor. If signal is low or o, data is read by microprocessor,

wiften by microprocessor. If signal is los or 0, data is data is written by microprocessor.

Date.		
Page	No	

JO/M (Invactive) and S1, So > If signal is high or 1, operation is performing on input output. If signal is low or 0, operation is performing on memory for IO/M. IO/M, S1, So are three status.

Signals used in micro processor. Below is the truth table for various combinations of status signals.

IO/M	51	Sa	Data bus status (Output)	ı
.0	0	1	Memory write	-
0	1	0	Memory read	
0	1	1	Opcode fetch	Ī
1	0	1	IO wolfe	
2	1	10	IO read	The Real Property lies

The timing diagrams of:

are as follows --->











