


A


Α

Ą١


Α'



Design clocked sequential circuit of the following state diagram by using JK flip-flop.



Ans: From the state diagram two flip-flops are needed to represent the four states and are designated  $Q_0Q_1$ . The input variable is labelled x.



```
140 ... A Complete TU Solution and Practice Sets
      mpt any FIGHT questions.

Convert the following decimal numbers to the indicated bases,
Attempt any FIGHT questions.
      (a) 7562.45 to octal
       (b) 1938.257 to hexadecimal
       (c) 175.175 to binary
 Ans: (a) 7562 45 to octal
               7562
              045
       8
              118
       8
               MSB
       (b) 1938.257 to hexadecimal
             1938
       16
              121
               MSB
        Also,
              0.257 \times 16 = 4.112
              0.112 \times 16 = 1.729
              0.792 \times 16 = 12.672
               0.672 \times 16 = 10.752
        :. 1938.257 = (792.41CA)<sub>16</sub>
        (c) 175.175 to binary
        2
               87
         2
               43
         2
               21
         2
               10
         2
         2
         2
                MSB
         Also, 0.175 \times 2 = 0.35
               0.35 \times 2 = 0.7
               0.7 \times 2 = 1.4
               0.4 \times 2 = 0.8
              0.8 \times 2 = 1.6
             175.175 = (101011111.00101)_2
```

Tig: PAL discount

Express the Boolean function F = A = B' C in sum of minterms B. Given function F = A + B'C  $_{\alpha}\Lambda(B+B')+B'C(A+A')$  [ $\triangle A+A'=1$ ] = AB + AB' + AB'C + A'B'C  $_{=(AB+AB')}$  + (C + C') + AB'C + A'B'C - ΛBC + ABC' + AB'C + AB'C' + AB'C + A'B'C = ABC + ABC' + AB'C + AB'C' + A'B'C Reduce the following function using k-map F = B'D + A'BC' + AB'C + ABC'.Given function F = B'D + A'BC' + AB'C + ABC' AB\ 00 | 01 | 11 | 10


	/	UU	101	11	10
	00		1	1	
	01	1	1	1	
· · · · · · · · · · · · · · · · · · ·	11	1	1		
	10		1	1	1
	, g 1	1			

 $F = B\overline{C} + \overline{B}D + A\overline{B}C$ 

- Design a combinational circuit with three inputs x, y and z and three outputs, A, B and C. When the binary input 4, 5, 6 or 7 the binary output is one less than the input.
- Ans. The Truth Table and it's K-map simplification for the given statement is as given below:


4 150				15.6	
x	y	. <b>z</b>	Α	В	C
0	0	0	0	0	0
0	0	1	0	1	1
0,0	1	0	0 ,	1	i 1 ;
0	1	1	1	0	0
1,0	0	0	0	1,1	1,
Min.	0	11	15 1,0°	0 1	0
1	1	0	1	0	1
491 s	1,,	1c1 b	. 1	1	.0

chains a labyla of the



YZ.	1	y		
x	00	01	11	10
00		1	42	1
x 01	1,	120	1	*

 $B = x \oplus y \oplus z C = z'$ 



Implement half adder using 2-4 decoder. Ans: Implementation of Half Adder with 2x4 Decoder.

Truth Table of Half Adder SHA 0 0 0 0 0 0

1

Truth Table of 2X4 Decoder dз dı 0 0 0 0 1 0

0


1 0

0 1 By comparing Truth Tables of half Adder and 2 X 4 Decoder.

We can see that

 $S_{HA} = d_1 + d_2$ CHA= d3

Block Diagram of Half Adder with Truth Table of 2X4 Decoder



Note: By connecting an OR gate with output Pin 1 & 2 of 2X4 Decoder. Half Adder can be implemented with 2X4 decoder. Similarly by connecting two Half Adders, we can form a Full Adder by using 2, 2X4 Decoder ICs Design the priority encoder circuit.

Ans: A priority encoder provide n bits of binary coded output representing the position of the highest order active input of 2n inputs. If two or more input are high at the same time, the input having the highest priority will lake precedence.

It's applications includes

- used to control interrupt requests by acting on the highest priority
- to encode the output of a flash analog to digital converter

4 to 2 priority encoder

A 4-to-2 priority encoder takes 4 input bits and produces 2 output bits. In A 4-10-2 produces 2 output bits. In this truth table, for all the non-explicitly defined input combinations (i.e. this truth this containing 2, 3, or 4 high bits) the lower priority bits are shown as inputs constant (X). Similarly when the inputs are 0000, the outputs are not valid and therefore they are XX,

th Table

Trutti	ruth Tues					
13	12	I1	10	O1	O0	
0	0	0	0	Χ	Χ	
0	0	0	1	0	0	
0	0	1	Х	0	1	
0	1	Χ	X	1	. 0	
1	Х	Х	Х	1	1	

From the above truth table, we can obtain the full truth table required for our design.

Truth Table

ith Tab	th Table						
13	12	I1	10	01	O0		
0	0	0	0	Χ	X		
0	0	0	1	0	0		
0	0	1	0	0	1		
0	0	1	1	0	1		
0	1	0	0	1	0		
0	: 1	0	1	1	0 -		
0	1	1	0	1	Ö		
0	1	1	1	1	0		
1	0	0	0	1	1		
1	0	0	1	1.	1		
1.	- 0	1	0.	1	1		
1	. 0	1.	1	.1	1		
1.	1	0	0	1	1		
1	1	0	1	1	1		
1	.1	1	0	1	1		
1	.1	1.	1	1	1		


From this truth table, we use the Karnaugh Map to minimise the logic to the following boolean expressions: 一切一位 各 独 等 花 李 聖 都 古 中

- O1 = I2 + I3
- O0 = ~I2 \* I1 + I3

Implementation of the 4 to 2 priority encoder using combinational logic circuits.


Bool Expression


O1 = (12 + 13)



10. What is the difference a serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to serial. What type of register is needed?

Ans: Difference Between Serial and Parallel Transmission





For transferring data between computers, laptops, two methods are used, namely, Serial Transmission and Parallel Transmission. There are some similarities and dissimilarities between them. One of the primary difference

is that; in Serial Transmission, data is sent bit by bit whereas, in Parallel


Basis for Comparison	Serial Transmission			
Meaning	Data flows in bi-direction, bit by bit	Multiple lines are used to send data, i.e. 8 bits or 1		
Cost Bits transferred at a 1 clock pulse Speed Applications	Slow Used for long-distance communication.	byte at a time. Expensive 8 bits or 1 byte		
Number of communication channel required Need of converters	Computer Only one	N number of communication channels are reeded Not required.		

#### Conversions


### Serial to Parallel Conversion

To convert serial data to parallel data a set of D flip-flops is needed. The number of flip-flops is exactly the size of the serial data to be transmitted. For example, to transmit four-bit serial stream four flip-flops a required. A schematic of a four-bit converter is depicted.

#### Parallel Out Data




The serial data is delivered at the input of the first flip-flop, and bits are successfully transferred to the next flip-flop on the rising (or falling) edge of the clock. The next figure shows an actual circuit for a four-bit converter, where four bits (0, 0, 0, and 1) are stored at the input of the first flip-flop.



146 ... A Complete TU Solution and Practice Sets with the first rising edge (i.e. tick) of the clock, the first bit (1 in this case) With the first rising edge (i.e. tick) of the within this case) is transferred to the input of the second flip-flop. Successive ticks moves transferred to the input of the second flip-flop bits are stored at the output of the circuit. with the most of the input of the second transferred to the input of the second transferred to the input of the second transferred to the next flip-flop, until all four bits are stored at the output of the bits to the next flip-flop, until all four bits are stored at the output of the bits to the next flip-flop. transfer to the next flip-flop, until all tools shown all the circuitry of an angle flip-flop. In this figure we have not shown all the circuitry of an angle flip-flop. In this figure we have not release the parallel set of bits until actual to the converter does not release the parallel set of bits until actual to the converter does not release the parallel set of bits until actual to the converter does not release the parallel set of bits until actual to the circuitry of the converter does not release the parallel set of bits until actual to the circuitry of the converter does not release the parallel set of bits until actual to the circuitry of the circuitry flip-flop. In this figure we have not release the parallel set of bits until actual converter. The converter does not release the parallel set of bits until all the converter transferred, and each one is stored at the original all the converter transferred. converter. The converter does not retend at the outputs are filled, the coupling time flor. Once all the outputs are filled, the coupling time flor. bits (four in this case) are transferred bits (four in this case) are transfer (Q) of a corresponding flip-flop. Once the process to happen, the converted releases all the bits at once. For this process to happen, the converted for releases all the bits at one or more control lines) during the transfer process to happen, the converted for the process to happen for happen for happen for the process to happen for ha releases all the bits at once. For this releases all the bits at once control lines) during the transfer process disabled (by means of one or more control lines) during the transfer process. disabled (by means of one or niore could be disabled (by means of one or niore could be disabled once all the bits are at the output bus. This is summarized by and enabled once all the bits are at the output bus. This is summarized by stating that the conversion is carried out in three stages:

- ng mai the content bus. The converter can't send output data. 1.
- Disable the output out. The Load all the bits into the outputs of the flip-flops by moving them on bit at a time using the clock.
- once all the bits are loaded (all the flip-flops have one bit stored in the Once all the disagree form of the four bits are sent at once.


#### Parallel to Serial Conversion



In this converter all parallel data is loaded (stored) simultaneously into the D-type flip-flops. Once this is achieved, with the help of the clock, data is shifted one bit a time from the last flip-flop. This two-step process is schematically illustrated in the accompanying figure.

In an actual converter, more circuitry is needed. Simply, the parallel data is multiplexed in order to convert it into serial data. The multiplexer will force the parallel data to be shifted one bit at a time through the last (most significant bit) flip-flop. The following figure is the diagram of a four bit converter. There are four flip-flops and three multiplexers. Each flip-flop is the output of a multiplexer, with the exception of the first flip-flop, which will represent the least significant bit (LSB) of the output serial data. Each multiplexer has two inputs (known as a 2 x 1 mux) and one output. The inputs are one bit of the parallel data and one input from the previous flip

Hence, for serial to parallel conversion SIPO shift register is required and to convert from parallel data to serial PISO shift register is required.




As you can see, the Frequency of Output (Q) and the feedback loop (~Q) is half of the input clock.

As I mentioned before, this circuit is a T\_FF too. so the output will toggle in every cycle. (it will change between 0 & 1)

0							
. y	toggle Frequency						
and the second	f/16	f/8	f/4	f/	2		
	1	1	1	,	L		
Decimal	D	С	В	1	4		
0	0	0	0		0		
1	0	0	0		1		
2	0	0	1	T	0		
3	0	0	1	T	1		
4	0	1	0		0		
5	0	1	0	T	1		
6	0	1	1	1	0		
7	0	1	1	T	1		
8	1	0	0	T	0		
9	1	0	0		1		
10	1	0	1	1	0		
11	1	0	1	1	1		
	1	1	0		0		
	1	1	0		1		
14	1	1	1		0		
15	9 911	1		1	131		
	Decimal 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	$\begin{array}{c cccc} & tog \\ & f/16 \\ \hline & & \downarrow \\ \hline Decimal & D \\ & 0 & 0 \\ \hline & 1 & 0 \\ & 2 & 0 \\ \hline & 3 & 0 \\ & 4 & 0 \\ \hline & 5 & 0 \\ & 6 & 0 \\ \hline & 7 & 0 \\ & 8 & 1 \\ \hline & 9 & 1 \\ \hline & 10 & 1 \\ \hline & 11 & 1 \\ \hline & 12 & 1 \\ \hline & 13 & 1 \\ \hline & 14 & 1 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	f/16     f/8     f/4       ↓     ↓     ↓       Decimal     D     C     B       0     0     0     0       1     0     0     0       2     0     0     1       3     0     0     1       4     0     1     0       5     0     1     0       6     0     1     1       7     0     1     1       8     1     0     0       9     1     0     0       10     1     0     1       11     1     0     1       12     1     1     0       14     1     1     1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		

S. 10-4744.78.1019



Let us assume that the 4Q outputs of the IIIp Hops are Initially 0000. When the rising edge of the clock pulse is applied to the FFO, then the output QI will change to logic 1 and the next clock pulse will change the Q0 output to logic 0. this means the output state of the clock pulse toggles (changes from 0 to 10 for one cycle.

As the Q of FF0 is connected to the clock input of FF1, then the clock input of second flip flop will become 1. This makes the output of FF1 to be high (i.e. Q1 = 1), which indicates the value 20. In this way the next clock pulse will make the Q0 to become high again.

So now both Q0 and Q1 are high, this results in making the 4 bit output 11002. Now if we apply the fourth clock pulse, it will make the Q0 and Q1 to low state and toggles the FF2. So the output Q2 will become 0010-2.


# 12. Write short notes (Any TWO) (a) SIMM

Ans: A SIMM (single in-line memory module) is a module containing one or several random access memory (RAM) chips on a small circuit board with pins that connect to the computer motherboard. Since the more RAM your computer has, the less frequently it will need to access your secondary storage (for example, hard disk or CD-ROM), PC owners sometimes expand RAM by installing additional SIMMs. SIMMs typically come with a 32 data bit (36 bits counting parity bits) path to the computer that requires a 72-pin

connector. SIMMs usually come in memory chip multiples of four

The memory chips on a SIMM are typically dynamic RAM (DRAM) chips. An improved form of RAM called Synchronous DRAM (SDRAM) can also be used. Since SDRAM provides a 64 data bit path, it requires at least two SIMMs or a dual in-line memory module (DIMM).

(b) RTL An<sup>s:</sup> Resistor-Transistor Logic (RTL) family



The resistor-transistor logic, also termed as RTL, was most popular kind of logic before the invention of IC fabrication technologies. As its name suggests, RTL circuits mainly consists of resistors and transistors that comprises RTL devices. The basic RTL device is a NOR gate, shown in figure aside.

Inputs to the NOR gate shown above are 'input1' & 'input2'. The inputs applied at these terminals represent either logic level HIGH (1) or LOW (0). The logic level LOW is the voltage that drives corresponding transistor in cut-off region, while logic level HIGH drives it into saturation region. If both the inputs are LOW, then both the transistors are in cut-off i.e. they are turned-off. Thus, voltage Vcc appears at output I.e. HIGH.

If either transistor or both of them are applied HIGH input, the voltage Vcc drops across Rc and output is LOW. RTL family is characterized by poor noise margin, poor fan-out capability, low speed and high power dissipation. Due to these undesirable characteristics, this family is now obsolete.

(c) Parity Checker

Ans: It is a logic circuit that checks for possible errors in the transmission. This circuit can be an even parity checker or odd parity checker depending on the type of parity generated at the transmission end. When this circuit is used as even parity checker, the number of input bits must always be even.

When a parity error occurs, the 'sum even' output goes low and 'sum odd' output goes high. If this logic circuit is used as an odd parity checker, the

## 150 ... A Complete TU Solution and Practice Sets

number of input bits should be odd, but if an error occurs the 'sum odd' output goes low and 'sum even' output goes high.

## **Even Parity Checker**

Consider that three input message along with even parity bit is generated at the transmitting end. These 4 bits are applied as input to the parity checker circuit which checks the possibility of error on the data. Since the data is transmitted with even parity, four bits received at circuit must have an even number of 1s.

If any error occurs, the received message consists of odd number of 1s. The output of the parity checker is denoted by PEC (parity error check).

The below table shows the truth table for the even parity checker in which PEC = 1 if the error occurs, i.e., the four bits received have odd number of 1s and PEC = 0 if no error occurs, i.e., if the 4-bit message has even number of 1s.

