


# **ESC201T : Introduction to Electronics**

## **Lecture 31: Digital Circuits-1**


B. Mazhari  
Dept. of EE, IIT Kanpur

## Analog vs. Digital Signal




## Advantages of using digital Signals

Robustness towards noise




$$V_{ix}(t) = 0.45 \rightarrow V_{iy}(t) : (0.25, 0.65)$$

It is very difficult to recover the original signal




## Advantages of using digital Signals




## Robustness towards noise

$$V_{ix}(t) = 0.452 \rightarrow V_{iy}(t) : (0.252, 0.652)$$

One is uncertain about the first decimal place !!






One can get the desired accuracy using larger number of digits


## Accurate Processing ?

Suppose we would like to multiply a signal by a factor of 2



Because of tolerances etc, we would not get a gain of 2. Suppose the gain is 1.9.

For  $V_i = 0.44$ , we would get 0.836 instead of 0.88V.




Processing of digital signals is often much simpler if numbers are represented properly !

## Digital circuits allow much more complex information processing




**Deep Blue** was a chess-playing computer developed by IBM. On May 11, 1997, the machine won a six-game match by two wins to one with three draws against world champion Garry Kasparov. Kasparov accused IBM of cheating and demanded a rematch, but IBM declined and dismantled Deep Blue. Kasparov had beaten a previous version of Deep Blue in 1996....[wikipedia](#)


## Analog signal Processing



## Digital signal Processing




Converting signals into a sequence of numbers and vice-versa




$$x(t) = 0.5 + 0.5 \times \sin\left(\frac{2\pi}{10^{-3}}t\right)$$

Step-1: Sampling







Sample at intervals of  $T/12$

$$x[n \frac{T}{12}] = [0.5, 0.75, 0.93, 1, 0.93, 0.75, 0.5, 0.25, 0.067, 0, 0.067, 0.25, 0.5, \dots]$$




## Example





Sample and Hold


One can recover the original waveform by low pass filtering the sampled waveform



## Converting sampled waveform into a sequence of numbers




### Quantization:



1-digit quantizer: [0,1,3,5,4,3,2,0,1,3,5.....]

2-digit quantizer: [00,12,32,57,42,31,22,00,12,32,57.....]

## Quantization:



**Quantization:**

$$x(t) = 0.5 + 0.5 \times \sin\left(\frac{2\pi}{10^{-3}}t\right)$$


Sample at intervals of T/12

$$x[n \frac{T}{12}] = [0.5, 0.75, 0.93, 1, 0.93, 0.75, 0.5, 0.25, 0.067, 0, 0.067, 0.25, 0.5, \dots]$$

Voltage Range (Volts)	Number
0-0.2	0
0.2-0.4	1
0.4-0.6	2
0.6-0.8	3
0.8-1.0	4
1.0-1.2	5
1.2-1.4	6
1.4-1.6	7
1.6-1.8	8
1.8-2.0	9



Analog Voltage	Digital voltage or Number
0.5	2
0.75	3
0.93	4
1	5
0.93	4
0.75	3
0.5	2
0.25	1
0.067	0
0	0
0.067	0
0.25	1
0.5	2

$$x(t) = 0.5 + 0.5 \times \sin\left(\frac{2\pi}{10^{-3}}t\right)$$



Analog Voltage	Digital voltage or Number
0.5	2
0.75	3
0.93	4
1	5
0.93	4
0.75	3
0.5	2
0.25	1
0.067	0
0	0
0.067	0
0.25	1
0.5	2

## 2-digit Quantization:



**2-digit Quantization:**


$$x(t) = 0.5 + 0.5 \times \sin\left(\frac{2\pi}{10^{-3}}t\right)$$

Sample at intervals of T/12

Voltage Range (Volts)	Number
0-0.02	00
0.02-0.04	01
0.04-0.06	02
-	-
-	-
-	-
1.92-1.94	96
1.94-1.96	97
1.96-1.98	98
1.98-2.0	99

Analog Voltage	Number
0.5	25
0.75	37
0.93	46
1	50
0.93	46
0.75	37
0.5	25
0.25	12
0.067	03
0	00
0.067	03
0.25	12
0.5	25

$$x(t) = 0.5 + 0.5 \times \sin\left(\frac{2\pi}{10^{-3}}t\right)$$




Analog Voltage	Number
0.5	25
0.75	37
0.93	46
1	50
0.93	46
0.75	37
0.5	25
0.25	12
0.067	03
0	00
0.067	03
0.25	12
0.5	25

## Converting numbers back to signals

$$x(t) = 0.5 + 0.5 \times \sin\left(\frac{2\pi}{10^{-3}}t\right)$$

$$x(n) = [2, 3, 4, 5, 4, 3, 2, 1, 0, 0, 0, 1, 2, \dots]$$



Suppose we do not carry out any processing.  $Y[n] = x[n]$ . Are we able to regenerate the original signal?

## Digital to Analog Converter

$$x(n) = [2, 3, 4, 5, 4, 3, 2, 1, 0, 0, 0, 1, 2, \dots]$$

Voltage Range (Volts)	Number
0-0.2	0
0.2-0.4	1
0.4-0.6	2
0.6-0.8	3
0.8-1.0	4
1.0-1.2	5
1.2-1.4	6
1.4-1.6	7
1.6-1.8	8
1.8-2.0	9


Digital voltage or Number	New Analog Voltage
2	$2 \times 0.2 = 0.4$
3	$3 \times 0.2 = 0.6$
4	0.8
5	1.0
4	0.8
3	0.6
2	0.4
1	0.2
0	0
0	0
0	0
1	0.2
2	0.4

## Digital to Analog Converter

Voltage Range (Volts)	Number
0-0.02	00
0.02-0.04	01
0.04-0.06	02
-	-
-	-
-	-
1.92-1.94	96
1.94-1.96	97
1.96-1.98	98
1.98-2.0	99

Analog Voltage	Number	New Analog Voltage
0.5	25	$25 \times 0.02 = 0.5$
0.75	37	$37 \times 0.02 = 0.74$
0.93	46	0.92
1	50	1.0
0.93	46	0.92
0.75	37	0.74
0.5	25	0.5
0.25	12	0.24
0.067	03	0.06
0	00	0
0.067	03	0.06
0.25	12	0.24
0.5	25	0.5


**Processing of numbers in decimal system is cumbersome !**



**Circuits for processing numbers in binary system are much easier to implement**



**Processing of numbers in decimal system is cumbersome !**

How do we add 2+5




How do we add 23+45?

$$\begin{array}{r} 2 \quad 3 \\ + 4 \quad 5 \\ \hline 6 \quad 8 \end{array}$$



How do we add 23+58 ?



$$\begin{array}{r} & 1 \\ & 2 \quad 3 \\ & \hline 5 & 8 \\ \hline 8 & 1 \end{array}$$



It is not easy to design circuits to carry out this operations using decimal system

A Binary number system is more convenient !

## Converter circuits for binary number system



# **ESC 201T : Introduction to Electronics**

## Lecture32: Digital Circuits-2

B. Mazhari  
Dept. of EE, IIT Kanpur

**Numbers** Every number system is associated with a base or radix

A positional notation is commonly used to express numbers

$$(a_5a_4a_3a_2a_1a_0)_r = a_5r^5 + a_4r^4 + a_3r^3 + a_2r^2 + a_1r^1 + a_0r^0$$

The decimal system has a base of 10 and uses symbols (0,1,2,3,4,5,6,7,8,9) to represent numbers

$$(2009)_{10} = 2 \times 10^3 + 0 \times 10^2 + 0 \times 10^1 + 9 \times 10^0$$

$$(123.24)_{10} = 1 \times 10^2 + 2 \times 10^1 + 3 \times 10^0 + 2 \times 10^{-1} + 4 \times 10^{-2}$$

An octal number system has a base 8 and uses symbols (0,1,2,3,4,5,6,7)

$$(2007)_8 = 2 \times 8^3 + 0 \times 8^2 + 0 \times 8^1 + 7 \times 8^0$$

What decimal number does it represent?

$$(2007)_8 = 2 \times 512 + 0 \times 64 + 0 \times 8^1 + 7 \times 8^0 = 1033$$

A hexadecimal system has a base of 16

Number	Symbol
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	A
11	B
12	C
13	D
14	E
15	F

$$(2BC9)_{10} = 2 \times 16^3 + B \times 16^2 + C \times 16^1 + 9 \times 16^0$$

How do we convert it into decimal number?


$$(2BC9)_{10} = 2 \times 4096 + 11 \times 256 + 12 \times 16^1 + 9 \times 16^0 = 11209$$

A Binary system has a base 2 and uses only two symbols 0, 1 to represent all the numbers

$$(1101)_2 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

Which decimal number does this correspond to ?

$$(1101)_2 = 1 \times 8 + 1 \times 4 + 0 \times 2^1 + 1 \times 2^0 = 13$$



$2^0$	1
$2^1$	2
$2^2$	4
$2^3$	8
$2^4$	16
$2^5$	32
$2^6$	64
$2^7$	128
$2^8$	256
$2^9$	512
$2^{10}$	1024(K)
$2^{20}$	1048576(M)

$2^{-1}$	$2^{-2}$	$2^{-3}$	$2^{-4}$	$2^{-5}$	$2^{-6}$
0.5	0.25	0.125	0.0625	0.03125	0.015625

## Developing Fluency with Binary Numbers

$$11001 = ?$$

25

$$1100001 = ?$$

64+32+1=97

$$0.101 = ?$$

0.5+0.125=0.625

$$11.001 = ?$$

3+0.125=3.125

## Converting decimal to binary number

Convert 45 to binary number

$$(45)_{10} = b_n b_{n-1} \dots b_0$$

$$45 = b_n 2^n + b_{n-1} 2^{n-1} \dots b_1 2^1 + b_0$$

Divide both sides by 2

$$\frac{45}{2} = 22.5 = b_n 2^{n-1} + b_{n-1} 2^{n-2} \dots b_1 2^0 + b_0 \times 0.5$$

$$22 + 0.5 = b_n 2^{n-1} + b_{n-1} 2^{n-2} \dots + b_1 2^0 + b_0 \times 0.5$$

$$\Rightarrow b_0 = 1$$

$$22 + 0.5 = b_n 2^{n-1} + b_{n-1} 2^{n-2} \dots + b_1 2^0 + b_0 \times 0.5 \Rightarrow b_0 = 1$$

$$22 = b_n 2^{n-1} + b_{n-1} 2^{n-2} \dots b_2 2^1 + b_1 2^0$$

Divide both sides by 2

$$\frac{22}{2} = 11 = b_n 2^{n-2} + b_{n-1} 2^{n-3} \dots b_2 2^0 + b_1 \times 0.5 \Rightarrow b_1 = 0$$

$$11 = b_n 2^{n-2} + b_{n-1} 2^{n-3} \dots + b_3 2^1 + b_2 2^0$$

$$5.5 = b_n 2^{n-3} + b_{n-1} 2^{n-4} \dots + b_3 2^0 + 0.5 b_2 \Rightarrow b_2 = 1$$

$$5 = b_n 2^{n-3} + b_{n-1} 2^{n-4} \dots b_4 2^1 + b_3 2^0$$

$$5 = b_n 2^{n-3} + b_{n-1} 2^{n-4} \dots b_4 2^1 + b_3 2^0$$

$$2.5 = b_n 2^{n-4} + b_{n-1} 2^{n-5} \dots b_4 2^0 + 0.5 b_3 \Rightarrow b_3 = 1$$

$$2 = b_n 2^{n-4} + b_{n-1} 2^{n-5} \dots b_5 2^1 + b_4 2^0$$


$$1 = b_n 2^{n-5} + b_{n-1} 2^{n-6} \dots b_5 2^0 + 0.5 b_4 \Rightarrow b_4 = 0$$

$$\Rightarrow b_5 = 1$$

$$(45)_{10} = b_5 b_4 b_3 b_2 b_1 b_0 = 101101$$

## Converting decimal to binary number

Method of successive division by 2



Convert  $(153)_{10}$  to octal number system

$$(153)_{10} = (b_n b_{n-1} \dots b_0)_8$$

$$(153)_{10} = b_n 8^n + b_{n-1} 8^{n-1} + \dots + b_1 8^1 + b_0$$

Divide both sides by 8

$$\frac{153}{8} = 19.125 = b_n 8^{n-1} + b_{n-1} 8^{n-2} + \dots + b_1 8^0 + \frac{b_0}{8} \Rightarrow \frac{b_0}{8} = 0.125 \Rightarrow b_0 = 1$$

153	remainder
19	1
2	3
0	2

$153 = (231)_8$

## Converting decimal to binary number

Convert  $(0.35)_{10}$  to binary number

$$(0.35)_{10} = 0.b_{-1}b_{-2}b_{-3}\dots\dots b_{-n}$$

$$0.35 = 0 + b_{-1}2^{-1} + b_{-2}2^{-2} + \dots\dots b_{-n}2^{-n}$$

How do we find the  $b_{-1}$   $b_{-2}$  ...coefficients?

Multiply both sides by 2

$$0.7 = b_{-1} + b_{-2}2^{-1} + \dots\dots b_{-n}2^{-n+1} \Rightarrow b_{-1} = 0$$

$$0.7 = b_{-2}2^{-1} + b_{-3}2^{-2} + \dots\dots b_{-n}2^{-n+1}$$

$$0.7 = b_{-2} 2^{-1} + b_{-3} 2^{-2} + \dots + b_{-n} 2^{-n+1}$$

Multiply both sides by 2

$$1.4 = b_{-2} + b_{-3} 2^{-1} + \dots + b_{-n} 2^{-n+2}$$


Note that  $\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \dots \leq 1$  ⇒  $b_{-2} = 1$

$$0.4 = b_{-3} 2^{-1} + b_{-4} 2^{-2} + \dots + b_{-n} 2^{-n+2}$$


$$0.8 = b_{-3} + b_{-4} 2^{-1} + \dots + b_{-n} 2^{-n+3} \quad \Rightarrow \quad b_{-3} = 0$$

## Converting decimal to binary number

$$0.125 = ?$$



$$0.8125 = ?$$



## Binary numbers

Most significant bit or **MSB**

1011000111

Least significant bit or **LSB**

This is a 10 bit number

Binary digit = bit

decimal	2bit	3bit	4bit	5bit
0	00	000	0000	00000
1	01	001	0001	00001
2	10	010	0010	00010
3	11	011	0011	00011
4		100	0100	00100
5		101	0101	00101
6		110	0110	00110
7		111	0111	00111
8			1000	01000
9			1001	01001
10			1010	01010
11			1011	01011
12			1100	01100
13			1101	01101
14			1110	01110
15			1111	01111

N-bit binary number can represent  
numbers from 0 to  $2^N - 1$

## Converting Binary to Hex and Hex to Binary

$$(b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0)_b = (h_1, h_0)_{Hex}$$

$$b_7 2^7 + b_6 2^6 + b_5 2^5 + b_4 2^4 + b_3 2^3 + b_2 2^2 b_1 2^1 + b_0 = h_1 16^1 + h_0$$

$$(b_7 2^3 + b_6 2^2 + b_5 2^1 + b_4) 2^4 + (b_3 2^3 + b_2 2^2 b_1 2^1 + b_0) = h_1 16^1 + h_0$$



$$(10110011)_b = (1011)(0011) = (B3)_{Hex}$$

$$(110011)_b = (11)(0011) = (33)_{Hex}$$

$$(EC)_{Hex} = (1110)(1100) = (11101100)_b$$


Number	Symbol
0(0000)	0
1(0001)	1
2(0010)	2
3(0011)	3
4(0100)	4
5(0101)	5
6(0110)	6
7(0111)	7
8(1000)	8
9(1001)	9
10(1010)	A
11(1011)	B
12(1100)	C
13(1101)	D
14(1110)	E
15(1111)	F

## Binary Addition/Subtraction

$$\begin{array}{r} 0 \\ - 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array} \quad \begin{array}{r} 0 \\ - 1 \\ \hline 1 \end{array} \quad \begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ 1 \\ - 1 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 101 \\ + 110 \\ \hline 1011 \end{array} \quad \begin{array}{r} 1101 \\ + 1110 \\ \hline 11011 \end{array}$$

## Complement of a number



9's complement of n-digit number  $x$  is  $10^n - 1 - x$

10's complement of n-digit number  $x$  is  $10^n - x$

9's complement of 85 ?


$$10^2 - 1 - 85$$

$$99 - 85 = 14$$

$$9\text{'s complement of } 123 = 999 - 123 = 876$$

$$10\text{'s complement of } 123 = 9\text{'s complement of } 123 + 1 = 877$$

## Complement of a binary number



1's complement of n-bit number  $x$  is  $2^n - 1 - x$

2's complement of n-bit number  $x$  is  $2^n - x$

$$1\text{'s complement of } 1011 ? \quad 2^4 - 1 - 1011 \quad 1111 - 1011 = 0100$$

1's complement is simply obtained by flipping a bit (changing 1 to 0 and 0 to 1)

$$1\text{'s complement of } 1001101 = ?$$

0110010

2's complement of 1010 = 1's complement of 1010+1 = 0110

2's complement of 110010 =


Leave all least significant 0's as they are, leave first 1 unchanged and then flip all subsequent bits

001110

1011 → 0101


101101100 → 010010100

## Subtraction using 10's complement




This way of subtraction would make sense only if subtracting a number  $x_2$  from  $10^N$  is much simpler than directly subtracting it directly from  $x_1$ .

## Subtraction using 10's complement




This way of subtraction would make sense only if subtracting a number  $x_2$  from  $10^N$  is much simpler than directly subtracting it directly from  $x_1$ .

## Advantages of using 2's complement




Can we carry out  $Y = X_1 - X_2$  using such an adder?



Note that carry will be there only if  $x_1 - x_2$  is positive as  $2^N$  is  $N+1$  bits (1 followed by  $N$  zeros)

## Advantages of using 2's complement




Note that carry will be there only if  $x_1 - x_2$  is positive as  $2^N$  is  $N+1$  bits (1 followed by  $N$  zeros)

A zero carry implies a negative number whose magnitude ( $x_2 - x_1$ ) can be found as follows:

$$S = x_1 + 2^N - x_2$$


$$\text{2's complement of } S = 2^N - (x_1 + 2^N - x_2) = x_2 - x_1$$

## Example



$$\begin{array}{r} 1010 \\ + 1010 \\ \hline 10100 \end{array}$$

## Example



$$\begin{array}{r}
 0110 \\
 + 0110 \\
 \hline
 1100
 \end{array}$$

It makes sense to use adder as a subtractor as well provided additional circuit required for carrying out 2's complement is simple

## Representing positive and negative binary numbers

One extra bit is required to carry sign information. Sign bit = 0 represents positive number and Sign bit = 1 represents negative number



decimal	Signed Magnitude
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
-0	1000
-1	1001
-2	1010
-3	1011
-4	1100
-5	1101
-6	1110
-7	1111

decimal	Signed 1's complement
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
-0	1111
-1	1110
-2	1101
-3	1100
-4	1011
-5	1010
-6	1001
-7	1000


decimal	Signed 2's complement
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
-1	1111
-2	1110
-3	1101
-4	1100
-5	1011
-6	1010
-7	1001

If we represent numbers in 2's complement form carrying out subtraction is same as addition

decimal	Signed 2's complement
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
-1	1111
-2	1110
-3	1101
-4	1100
-5	1011
-6	1010
-7	1001



## Example



$$\begin{array}{r} + 5 \\ + 2 \\ \hline + 7 \end{array}$$

$$\begin{array}{r} 0101 \\ + 0010 \\ \hline 0111 \end{array}$$

$$\begin{array}{r} 0101 \\ + 1110 \\ \hline 0011 \end{array}$$

$$\begin{array}{r} - 5 \\ + 2 \\ \hline - 3 \end{array}$$

$$\begin{array}{r} 1011 \\ + 0010 \\ \hline 1101 \end{array}$$

$$\begin{array}{r} 1011 \\ + 1110 \\ \hline 1001 \end{array}$$


2's complement is  $0011 = 3$

2's complement is  $0111 = 7$

## Boolean Algebra


Algebra on Binary numbers

A variable  $x$  can take two values  $\{0, 1\}$



**Basic operations:**

$$\text{AND: } y = x_1 \cdot x_2$$



$y$  is 1 if and only if both  $x_1$  and  $x_2$  are 1, otherwise zero

$x_1$	$x_2$	$y$
0	0	0
0	1	0
1	0	0
1	1	1

Truth Table

**Basic operations:**

OR:  $y = x_1 + x_2$

$Y$  is 1 if either  $x_1$  and  $x_2$  is 1. Or  $y= 0$  if and only if both variables are zero

$x_1$	$x_2$	$y$
0	0	0
0	1	1
1	0	1
1	1	1

NOT:  $y = \bar{x}$

$x$	$y$
0	1
1	0

## Boolean Algebra

### Basic Postulates

$$P1: x + 0 = x$$

$$P2: x + y = y + x$$

$$P3: x.(y+z) = x.y + x.z$$

$$P4: x + \overline{x} = 1$$

$$P1: x . 1 = x$$

$$P2: x . y = y . x$$

$$P3: x+y.z = (x+y).(x+z)$$

$$P4: x . \overline{x} = 0$$

### Basic Theorems

$$T1: x + x = x$$

$$T2: x + 1 = 1$$

$$T3: \overline{\overline{x}} = x$$

$$T4: x + (y+z) = (x+y)+z$$

$$T5: \overline{(x+y)} = \overline{x} \cdot \overline{y} \text{ (DeMorgan's theorem)}$$

$$T6: x + x.y = x$$

$$T1: x . x = x$$

$$T2: x . 0 = 0$$

$$T4: x . (y.z) = (x.y).z$$

$$T5: \overline{(x.y)} = \overline{x} + \overline{y} \text{ (DeMorgan's theorem)}$$

$$T6: x.(x+y) = x$$

## Proving theorems

$$P1: x + 0 = x$$

$$P2: x + y = y + x$$

$$P3: x.(y+z) = x.y + x.z$$

$$P4: x + \bar{x} = 1$$

$$P1: x \cdot 1 = x$$

$$P2: x \cdot y = y \cdot x$$

$$P3: x+y.z = (x+y).(x+z)$$

$$P4: x \cdot \bar{x} = 0$$

Prove T1:  $x + x = x$

$$x + x = (x+x) \cdot 1 \quad (P1)$$

$$= (x+x) \cdot (x+\bar{x}) \quad (P4)$$

$$= x + x \cdot \bar{x} \quad (P3)$$

$$= x + 0 \quad (P4)$$

$$= x \quad (P1)$$

Prove T1:  $x \cdot x = x$

$$x \cdot x = x \cdot x + 0 \quad (P1)$$

$$= x \cdot x + x \cdot \bar{x} \quad (P4)$$

$$= x \cdot (x+\bar{x}) \quad (P3)$$

$$= x \cdot 1 \quad (P4)$$

$$= x \quad (P1)$$

## Proving theorems

$$P1: x + 0 = x$$

$$P2: x + y = y + x$$

$$P3: x.(y+z) = x.y + x.z$$

$$P4: x + \bar{x} = 1$$

$$P1: x \cdot 1 = x$$

$$P2: x \cdot y = y \cdot x$$

$$P3: x+y.z = (x+y).(x+z)$$

$$P4: x \cdot \bar{x} = 0$$

$$\text{Prove : } x + 1 = 1$$

$$x + 1 = x + (x + \bar{x})$$

$$= (x+x) + \bar{x}$$

$$= x + \bar{x}$$

$$= 1$$

$$x + x \cdot y = x$$

$$= x \cdot 1 + x \cdot y$$

$$= x \cdot (1 + y)$$

$$= x \cdot 1$$

$$= x$$

$$x + \bar{x} \cdot y = x + y$$

$$= (x + \bar{x}) \cdot (x + y)$$

$$= 1 \cdot (x + y)$$

$$= x + y$$

## DeMorgan's theorem

$$\overline{(x_1 + x_2 + x_3 + \dots)} = \bar{x}_1 \cdot \bar{x}_2 \cdot \bar{x}_3 \cdot$$

$$\overline{(x_1 \cdot x_2 \cdot x_3 \dots)} = (\bar{x}_1 + \bar{x}_2 + \bar{x}_3 + \dots)$$

## Simplification of Boolean expressions

$$\overline{(x_1 + x_2 + x_3 + \dots)} = \overline{x_1} \cdot \overline{x_2} \cdot \overline{x_3} \cdot$$



$$\overline{(\overline{x_1} \cdot x_2 + \overline{x_2} \cdot x_3)} = ?$$

$$\overline{(x_1 \cdot x_2 \cdot x_3 \dots)} = (\overline{x_1} + \overline{x_2} + \overline{x_3} + \dots)$$

$$= (x_1 + \overline{x_2}) \cdot (x_2 + \overline{x_3})$$

$$= x_1 \cdot x_2 + x_1 \cdot \overline{x_3} + \overline{x_2} \cdot \overline{x_3}$$

## Function of Boolean variables



$$y = x^2$$

$x_1$	$x_2$	$y$
0	0	0
0	1	1
1	0	0
1	1	0

$Y = 1$  when  $x_1$  is 0 and  $x_2$  is 1

$$y = \overline{x_1} \cdot x_2$$

Boolean expression

## Obtaining Boolean expressions from truth Table

$x_1$	$x_2$	y
0	0	1
0	1	0
1	0	0
1	1	0

$$y = \overline{x_1} \cdot \overline{x_2}$$

$x_1$	$x_2$	y
0	0	0
0	1	0
1	0	1
1	1	0

$$y = x_1 \cdot \overline{x_2}$$

$x_1$	$x_2$	y
0	0	1
0	1	0
1	0	0
1	1	1

$$\overline{x_1} \cdot \overline{x_2}$$

$$x_1 \cdot x_2$$

$$y = \overline{x_1} \cdot \overline{x_2} + x_1 \cdot x_2$$

## Obtaining Boolean expressions from truth Table

$x_1$	$x_2$	$y$
0	0	0
0	1	1
1	0	1
1	1	0

$$y = \overline{x_1} \cdot x_2 + x_1 \cdot \overline{x_2}$$

Instead of writing expressions as sum of terms that make  $y$  equal to 1, we can also write expressions using terms that make  $y$  equal to 0

$x_1$	$x_2$	$y$
0	0	1
0	1	1
1	0	1
1	1	0

$y = \overline{x_1} \cdot \overline{x_2} + \overline{x_1} \cdot x_2 + x_1 \cdot \overline{x_2}$

$y = \overline{x_1} + x_2$

$x_1$	$x_2$	y
0	0	1
0	1	0
1	0	1
1	1	1

$$y = x_1 + \overline{x}_2$$

$x_1$	$x_2$	y
0	0	0
0	1	1
1	0	1
1	1	1

$$y = x_1 + x_2$$


$x_1$	$x_2$	y
0	0	0
0	1	1
1	0	1
1	1	0

$$x_1 + x_2$$

$$y = (x_1 + x_2) \cdot (\overline{x}_1 + \overline{x}_2)$$

$$\overline{x}_1 + \overline{x}_2$$

## Obtaining Boolean expressions from truth Table




# **ESC201T : Introduction to Electronics**

## Lecture 33: Digital Circuits-3

B. Mazhari  
Dept. of EE, IIT Kanpur


## Obtaining Boolean expressions from truth Table





## Implementing Boolean expressions

### Elementary Gates


$$\text{AND: } y = x_1 \cdot x_2$$



Why call it a gate?




$$\text{OR: } y = x_1 + x_2$$





$$\text{NOT: } y = \bar{x}$$



$$\text{NAND: } y = \overline{x_1 \cdot x_2}$$




$$\text{NOR: } y = \overline{x_1 + x_2}$$




$$\text{XOR: } y = x_1 \oplus x_2 = x_1 \cdot \overline{x_2} + \overline{x_1} \cdot x_2$$

$y$  is 1 if only one variable is 1 and the other is zero




$x_1$	$x_2$	$y$
0	0	0
0	1	1
1	0	1
1	1	0



$$\text{XNOR: } y = x_1 \odot x_2 = x_1 \cdot x_2 + \overline{x_1} \cdot \overline{x_2}$$


$y$  is 1 if only both variables are either 0 or 1




$$y = x_1 \odot x_2 = \overline{x_1 \oplus x_2}$$

## Gates with more than 2 inputs

AND:  $y = x_1 \cdot x_2 \cdot x_3 \dots$




OR:  $y = x_1 + x_2 + x_3 + \dots$



XOR:  $y = x_1 \oplus x_2 \oplus x_3 = x_1 \cdot \overline{x_2} \cdot \overline{x_3} + \overline{x_1} \cdot x_2 \cdot \overline{x_3} + \overline{x_1} \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$



$y = 1$  only if odd number of inputs is 1

## Implementing Boolean expressions using gates




$$S = \overline{\overline{x}}.\overline{y}.z + \overline{x}.\overline{y}.\overline{z} + x.\overline{y}.\overline{z} + x.y.z$$

$$C = x.y + x.z + y.z$$




## Implementing gates using Switches

Voltage controlled Switch SN:




Switch is closed if voltage x is HIGH  
Switch is open if voltage x is LOW

Voltage controlled Switch SP:




Switch is closed if voltage x is LOW  
Switch is open if voltage x is HIGH


We have seen earlier that transistors act as switches !



Switch is closed if voltage x is HIGH  
Switch is open if voltage x is LOW




Switch is closed if voltage x is LOW  
Switch is open if voltage x is HIGH



## NAND Gate


$$\text{NAND: } y = \overline{x_1 \cdot x_2}$$



$x_1$	$x_2$	$y$
LOW	LOW	HIGH
LOW	HIGH	HIGH
HIGH	LOW	HIGH
HIGH	HIGH	LOW



**NOR Gate**

$$\text{NOR: } y = \overline{x_1 + x_2}$$



$x_1$	$x_2$	$y$
LOW	LOW	HIGH
LOW	HIGH	LOW
HIGH	LOW	LOW
HIGH	HIGH	LOW

## Design Overview






a	b	c	S	CY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \overline{x}.\overline{y}.z + \overline{x}.y.\overline{z} + x.\overline{y}.z + x.y.z$$



$$C = x.y + x.z + y.z$$



## Representation of Boolean Expressions

x	y	f <sub>1</sub>
0	0	0
0	1	1
1	0	1
1	1	0

x	y	min term
0	0	$\bar{x} \cdot \bar{y}$ m0
0	1	$\bar{x} \cdot y$ m1
1	0	$x \cdot \bar{y}$ m2
1	1	$x \cdot y$ m3

$$f_1 = \bar{x} \cdot y + x \cdot \bar{y}$$

$$f_1 = m_1 + m_2$$

$$f_1 = \sum (1, 2)$$

$$f_2 = \sum (0, 2, 3) = ?$$

$$f_2 = \bar{x} \cdot \bar{y} + x \cdot \bar{y} + x \cdot y$$

A minterm is a product that contains all the variables used in a function

## Three variable functions

x	y	z	min terms	
0	0	0	$\bar{x} \cdot \bar{y} \cdot \bar{z}$	m0
0	0	1	$\bar{x} \cdot \bar{y} \cdot z$	m1
0	1	0	$\bar{x} \cdot y \cdot \bar{z}$	m2
0	1	1	$\bar{x} \cdot y \cdot z$	m3
1	0	0	$x \cdot \bar{y} \cdot \bar{z}$	m4
1	0	1	$x \cdot \bar{y} \cdot z$	m5
1	1	0	$x \cdot y \cdot \bar{z}$	m6
1	1	1	$x \cdot y \cdot z$	m7

$$f_2 = \sum(1, 4, 7) = ?$$

$$f_2 = \bar{x} \cdot \bar{y} \cdot z + x \cdot \bar{y} \cdot \bar{z} + x \cdot y \cdot z$$

## Product of Sum Terms Representation

x	y	f <sub>1</sub>
0	0	1
0	1	0
1	0	0
1	1	1

x	y	Max term
0	0	$x + \underline{y}$ M0
0	1	$\underline{x} + y$ M1
1	0	$\underline{x} + \underline{y}$ M2
1	1	$x + \underline{y}$ M3

$$f_1 = (x + \bar{y}) \cdot (\bar{x} + y)$$

$$f_1 = M_1 \cdot M_2$$

$$f_1 = \Pi(1, 2)$$

$$f_2 = \Pi(0, 3) = ?$$

$$f_2 = (x + y) \cdot (\bar{x} + \bar{y})$$

x	y	z	Max. terms
0	0	0	$x + y + z$ M0
0	0	1	$x + y + \bar{z}$ M1
0	1	0	$x + \bar{y} + z$ M2
0	1	1	$x + \bar{y} + \bar{z}$ M3
1	0	0	$\bar{x} + y + z$ M4
1	0	1	$\bar{x} + y + \bar{z}$ M5
1	1	0	$\bar{x} + \bar{y} + z$ M6
1	1	1	$\bar{x} + \bar{y} + \bar{z}$ M7

$$f_1 = \prod (1, 5, 7) = ?$$


$$f_2 = (x + y + \bar{z}) \cdot (\bar{x} + y + \bar{z}) \cdot (\bar{x} + \bar{y} + \bar{z})$$

## Simplification

$x_1$	$x_2$	$x_3$	$y$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$y = \sum(1, 3, 5, 7)$$


$$y = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$



**Simplification of Boolean expression yields :  $y = x_3 !!$  which does not require any gates at all !**

## Goal of Simplification



$$y = \overline{\overline{x_1} \cdot \overline{x_2} \cdot x_3} + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot \overline{x_3} + x_1 \cdot x_2 \cdot x_3$$




Goal of simplification is to reduce the complexity of gate circuit. This requires that we minimize the number of gates. Since number of gates depends on number of minterms, one of the goals of simplification is to **minimize the number of minterms in SOP expression**

$$y = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$

$$\Rightarrow y = \overline{x_1} \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$



This circuit is simpler not just because it uses 4 gates instead of 5 but also because circuit-2 uses one 2-input and three 3-input gates as compared to five 3-input gates used in circuit-1



## Goal of Simplification

$$y = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3 \Rightarrow y = \overline{x_1} \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$

In the SOP expression:

1. Minimize number of product terms
2. Minimize number of literals in each term

Simplification  $\Rightarrow$  Minimization

## Minimization

$$y = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$

$$y = \overline{x_1} \cdot x_3 \cdot (\overline{x_2} + x_2) + x_1 \cdot x_3 \cdot (\overline{x_2} + x_2)$$

$$y = \overline{x_1} \cdot x_3 + x_1 \cdot x_3$$

$$y = (\overline{x_1} + x_1) \cdot x_3$$

$$y = x_3$$

Principle used:  $x + \overline{x} = 1$

$$f = \overline{x} \cdot \overline{y} + \overline{x} \cdot y + x \cdot \overline{y}$$

Apply the Principle:  $x + \overline{x} = 1$  to simplify

$$f = \overline{x} \cdot (\overline{y} + y) + x \cdot \overline{y}$$

$$f = \overline{x} + x \cdot \overline{y}$$

How do we simplify further?

$$f = \overline{x} \cdot \overline{y} + \overline{x} \cdot y + x \cdot \overline{y} = \overline{x} \cdot \overline{y} + \overline{x} \cdot \overline{y} + \overline{x} \cdot y + x \cdot \overline{y}$$

Principle used :  $x + x = x$

$$\begin{aligned} f &= \overline{x} \cdot \overline{y} + \overline{x} \cdot y + \overline{x} \cdot \overline{y} + x \cdot \overline{y} \\ &= \overline{x} \cdot (\overline{y} + y) + (\overline{x} + x) \cdot \overline{y} = \overline{x} + \overline{y} \end{aligned}$$

**Simplify**

$$f = \overline{x_1} \cdot x_2 \cdot \overline{x_3} \cdot x_4 + \overline{x_1} \cdot x_2 \cdot x_3 \cdot \overline{x_4} + x_1 \cdot x_2 \cdot \overline{x_3} \cdot \overline{x_4} + x_1 \cdot x_2 \cdot x_3 \cdot \overline{x_4} + \\ x_1 \cdot \overline{x_2} \cdot \overline{x_3} \cdot x_4 + x_1 \cdot \overline{x_2} \cdot x_3 \cdot x_4$$

Principle:  $x + \overline{x} = 1$  and  $x + x = x$

**Need a systematic and simpler method for applying these two principles**

Karnaugh Map (K map) is a popular technique for carrying out simplification



It represents the information in problem in such a way that the two principles become easy to apply

# **ESC201T : Introduction to Electronics**

## Lecture 34: Minimization (Kmap)

B. Mazhari  
Dept. of EE, IIT Kanpur


## Design Flow



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


$$f = \overline{x} \cdot \overline{y} \cdot z + \overline{x} \cdot y \cdot \overline{z} + x \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z}$$

$$\Rightarrow f = \overline{x} \cdot \overline{z} + x \cdot z$$




## K-map representation of truth table

x	y	min term
0	0	$\bar{x} \cdot \bar{y}$ m0
0	1	$x \cdot \bar{y}$ m1
1	0	$x \cdot y$ m2
1	1	$x \cdot y$ m3



x	y	f <sub>1</sub>
0	0	0
0	1	1
1	0	1
1	1	0



$$f_2 = \sum (0, 2, 3)$$



	<i>y</i>	0	1
0	x	1	0
1		1	1


	<i>y</i>	0	1
0	x	1	0
1		0	1




$$f = \bar{x}.\bar{y} + x.y$$

### 3-variable K-map representation

x	y	z	min terms
0	0	0	$\bar{x} \cdot \bar{y} \cdot \bar{z}$ m0
0	0	1	$\bar{x} \cdot \bar{y} \cdot z$ m1
0	1	0	$\bar{x} \cdot y \cdot \bar{z}$ m2
0	1	1	$\bar{x} \cdot y \cdot z$ m3
1	0	0	$x \cdot \bar{y} \cdot \bar{z}$ m4
1	0	1	$x \cdot \bar{y} \cdot z$ m5
1	1	0	$x \cdot y \cdot \bar{z}$ m6
1	1	1	$x \cdot y \cdot z$ m7



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1




	00	01	11	10
0	1	0	1	0
1	0	1	1	0


$$f = \overline{x} \cdot \overline{y} \cdot \overline{z} + \overline{x} \cdot y \cdot z + x \cdot \overline{y} \cdot z + x \cdot y \cdot z$$

## 4-variable K-map representation

w	x	y	z	min terms
0	0	0	0	$m_0$
0	0	0	1	$m_1$
0	0	1	0	$m_2$
0	0	1	1	$m_3$
⋮	⋮	⋮	⋮	⋮
1	1	1	0	$m_{14}$
1	1	1	1	$m_{15}$



wx\yz	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10



wx\yz	00	01	11	10
00	1	0	1	0
01	0	1	1	0
11	1	0	0	1
10	1	0	0	0

$$f = \overline{w} \cdot \overline{x} \cdot y \cdot z + w \cdot \overline{x} \cdot y \cdot z + \overline{w} \cdot x \cdot \overline{y} \cdot z + \overline{w} \cdot x \cdot y \cdot \overline{z} \\ + w \cdot \overline{x} \cdot \overline{y} \cdot z + w \cdot x \cdot y \cdot \overline{z} + w \cdot x \cdot y \cdot z$$

## Minimization using Kmap

$$f_2 = \sum(2, 3)$$

$$f = x \cdot \bar{y} + x \cdot y$$

$$f = x \cdot (\bar{y} + y)$$

$$f = x$$

A Karnaugh map for two variables x and y. The vertical axis is labeled x and the horizontal axis is labeled y. The map is divided into four quadrants by lines at x=0, x=1 and y=0, y=1. The top-right quadrant (x=1, y=1) contains the value 1, while all other cells are 0. A red oval encircles the cells at (x=1, y=0) and (x=1, y=1), which correspond to minterms 2 and 3.

	y 0	0	1
x 0	0	0	0
1	1	1	

Combine terms which differ in only one bit position. As a result, whatever is common remains.

x\y	0	1
0	0	1
1	0	1

$$f = \bar{x} \cdot y + x \cdot y$$

$$f = (\bar{x} + x) \cdot y$$

$$\Rightarrow f = y$$


x\y	0	1
0	1	0
1	1	0

$$\Rightarrow f = \bar{y}$$

x\y	0	1
0	1	1
1	0	0

$$\Rightarrow f = \bar{x}$$

$$f_2 = \sum (0, 2, 3)$$



Principle:  $x + \bar{x} = 1$  and  $x + x = x$


$$f = x \cdot \bar{y} + x \cdot y + \bar{x} \cdot y$$

$$\begin{aligned} f &= x \cdot (\bar{y} + y) + \bar{x} \cdot y \\ &= x + \bar{x} \cdot y \end{aligned}$$

$$\begin{aligned} f &= x + \bar{x} \cdot y + x \cdot y \\ &= x + (\bar{x} + x) \cdot y \\ &= x + y \end{aligned}$$


The idea is to cover all the 1's with as few and as simple terms as possible

### 3-variable minimization




$$f = \bar{x} \cdot \bar{y} \cdot \bar{z} + y \cdot z + x \cdot z$$

### 3-variable minimization




### 3-variable minimization



$$f = \overline{x} \cdot \overline{y} \cdot \overline{z} + x \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z} + x \cdot y \cdot z$$

$$f = x \cdot \overline{y} + x \cdot y$$



$$f = x \cdot (\overline{y} + y) = x$$

Truth table for  $\bar{x}$ :

	00	01	11	10
0	1	1	1	1
1	0	0	0	0

Truth table for  $\bar{z}$ :

	00	01	11	10
0	1	0	0	1
1	1	0	0	1

Truth table for  $z$ :

	00	01	11	10
0	0	1	1	0
1	0	1	1	0

Truth table for  $x$ :

	00	01	11	10
0	1	0	0	1
1	1	1	1	1

$$f = x + \bar{z}$$

Can we do this ?

A Karnaugh map for three variables x, y, and z. The columns are labeled by the minterm indices 00, 01, 11, and 10. The rows are labeled by the minterm values 0 and 1. The map shows the function f(x,y,z) with values 0 or 1 in each cell. A red oval encircles the three cells where the value is 1, corresponding to minterms 01, 11, and 10.


x\z	00	01	11	10
0	0	0	0	0
1	1	1	1	0

Note that each encirclement should represent a single product term. In this case it does not.

$$\begin{aligned}f &= \overline{x} \cdot \overline{y} \cdot z + x \cdot \overline{y} \cdot z' + x \cdot y \cdot \overline{z} \\&= \overline{x} \cdot \overline{y} + x \cdot z\end{aligned}$$

We do not get a single product term. In general we cannot make groups of 3 terms.


Can we use kmap with the following ordering of variables?



Can we combine these two terms into a single term ?

$$\begin{aligned} f &= x \cdot \bar{y} \cdot z + x \cdot y \cdot \bar{z} \\ &= x \cdot (\bar{y} \cdot z + y \cdot \bar{z}) \end{aligned}$$

Note that no simplification is possible. Kmap requires information to be represented




These two terms can be combined into a single term but it is not easy to show that on the diagram.

$$\begin{aligned}
 f &= \overline{x} \cdot \overline{y} \cdot z + \overline{x} \cdot y \cdot z \\
 &= \overline{x} \cdot (\overline{y} + y) \cdot z = \overline{x} \cdot z
 \end{aligned}$$


Kmap requires information to be represented in such a way that it is easy to apply the principle  $x + x = 1$

## 4-variable minimization




$$f = \bar{w}.y.z + \bar{w}.x.z + w.\bar{y}.\bar{z} + \cancel{w.x.y.z} + \cancel{w.x.y.\bar{z}}$$

But is this the simplest expression ?

wx 

	00	01	11	10
00	1	0	1	0
01	0	1	1	0
11	1	0	0	1
10	1	0	0	0


$$w \cdot x \cdot \overline{y} \cdot \overline{z} + w \cdot x \cdot y \cdot \overline{z} = w \cdot x \cdot \overline{z}$$

wx 

	00	01	11	10
00	1	0	1	0
01	0	1	1	0
11	1	0	0	1
10	1	0	0	0

$$w \cdot \overline{x} \cdot \overline{y} \cdot \overline{z} + w \cdot \overline{x} \cdot y \cdot \overline{z} = \overline{x} \cdot \overline{y} \cdot \overline{z}$$

## 4-variable minimization



$$f = \bar{w} \cdot y \cdot z + \bar{w} \cdot x \cdot z + w \cdot \bar{y} \cdot \bar{z} + w \cdot x \cdot \bar{z} + \bar{x} \cdot y \cdot z$$

Is this the best that we can do ?

Cover the 1's with minimum number of terms


	$wx$	$yz$		
$wx$	00	01	11	10
00	1	0	1	0
01	0	1	1	0
11	1	0	0	1
10	1	0	0	0

	$wx$	$yz$		
$wx$	00	01	11	10
00	1	0	1	0
01	0	1	1	0
11	1	0	0	1
10	1	0	0	0


$$f = \overline{w} \cdot \overline{y} \cdot z + \overline{w} \cdot x \cdot z + \\ \overline{w} \cdot \overline{y} \cdot \overline{z} + w \cdot x \cdot \overline{z} + x \cdot y \cdot z$$

$$f = \overline{w} \cdot \overline{y} \cdot z + \overline{w} \cdot x \cdot z + \\ w \cdot \overline{x} \cdot \overline{z} + x \cdot y \cdot z$$

## 4-variable minimization





$$f = \overline{w} \cdot x \cdot \overline{y} + w \cdot \overline{x} \cdot \overline{z} + \overline{w} \cdot \overline{y} \cdot \overline{z}$$



$$f = \overline{w} \cdot x \cdot \overline{y} + w \cdot \overline{x} \cdot \overline{z} + \overline{x} \cdot \overline{y} \cdot \overline{z}$$

## Groups of 4



	00	01	11	10
00	0	0	0	0
01	1	0	0	1
11	1	0	0	1
10	0	0	0	0

$\neg x.z$

	00	01	11	10
00	0	1	1	0
01	0	0	0	0
11	0	0	0	0
10	0	1	1	0

$\bar{x}.z$


	00	01	11	10
00	1	0	0	1
01	0	0	0	0
11	0	0	0	0
10	1	0	0	1

$\neg\neg x.z$


	00	01	11	10
00	1	0	1	0
01	0	0	0	0
11	0	0	0	0
10	1	0	1	0

??


## Groups of 8




$z$



$x$




$\neg z$




$\neg x$

## Examples




w\z	00	01	11	10	
x\y	00	0	1	0	1
00	0	1	1	1	1
01	1	1	1	1	1
11	1	1	1	1	1
10	0	0	0	1	



w\z	00	01	11	10	
x\y	00	0	1	0	1
00	0	1	1	1	1
01	1	1	0	1	1
11	1	1	1	1	1
10	0	0	0	1	

## Don't care terms



$Y_3$	$ab$	$cd$	00	01	11	10
	00		0	0	1	0
	01		0	0	0	0
	11	x	x	x	x	x
	10		0	0	x	x

$$y_3 = \bar{a} \cdot \bar{b} \cdot c \cdot d$$

a	b	c	d	$y_0 y_1 y_2 y_3 y_4 y_5 y_6 y_7 y_8 y_9$
0	0	0	0	1000000000
0	0	0	1	0100000000
0	0	1	0	0010000000
0	0	1	1	0001000000
0	1	0	0	0000100000
0	1	0	1	0000010000
0	1	1	0	0000001000
0	1	1	1	0000000100
1	0	0	0	0000000010
1	0	0	1	0000000001
1	0	1	0	xxxxxx
1	0	1	1	xxxxxx
1	1	0	0	xxxxxx
1	1	0	1	xxxxxx
1	1	1	0	xxxxxx
1	1	1	1	xxxxxx


Don't care terms can be chosen as 0 or 1. Depending on the problem, we can choose the don't care term as 1 and use it to obtain a simpler Boolean expression

		Y <sub>3</sub>				
		cd	00	01	11	10
ab		00	0	0	1	0
01		01	0	0	0	0
11		11	x	x	x	x
10		10	0	0	x	x


$$y_3 = \bar{b}.c.d$$

Don't care terms should only be included in encirclements if it helps in obtaining a larger grouping or smaller number of groups.


## Minimization of Product of Sum Terms using Kmap



$$\begin{aligned}f &= x + \overline{x}.y + x.y \\&= x + (\overline{x} + x).y \\&= x + y\end{aligned}$$



$$f = x + y$$



$$f = y$$

	$x$	$y$
0	0	1
1	1	0
1	1	0

	$x$	$y$
0	0	1
1	0	0

$$\Rightarrow f = \bar{x}$$

$$\Rightarrow f = \bar{y}$$


	$x$	$y$	$z$
00	1	0	0
01	0	0	1
11	0	1	1
10	1	1	0
1	0	1	0

$$\bar{x} \cdot z$$

$$x + \bar{z}$$

$$f = (\bar{x} \cdot z) \cdot (x + \bar{z})$$

$$\Rightarrow f = \bar{x} \cdot \bar{z} + x \cdot z$$



$$f = (x + y + z) \cdot (x + \bar{y} + \bar{z}) \cdot (\bar{w} + y + \bar{z}) \cdot (\bar{w} + x)$$



## Example

Obtain the minimized PoS by suitably using don't care terms

wx\yz	00	01	11	10
00	1	x	0	1
01	1	0	1	1
11	0	x	1	1
10	1	x	1	x

$$f = (x + w + \bar{z}) \cdot (\bar{x} + \bar{w} + y) \cdot (y + \bar{z})$$


## Design Flow



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$f = \overline{x} \cdot \overline{y} \cdot z + \overline{x} \cdot y \cdot \overline{z} + x \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z}$$

$$\Rightarrow f = \overline{x} \cdot \overline{z} + x \cdot z$$




# **ESC201T : Introduction to Electronics**

## Lecture 35: Combination circuit design-2

B. Mazhari  
Dept. of EE, IIT Kanpur


# Digital Circuits

## Combinational Circuits





Output is determined by current values of inputs only.

## Sequential Circuits



Output is determined in general by current values of inputs and past values of inputs/outputs as well.


## Design Flow



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


$$f = \overline{x} \cdot \overline{y} \cdot z + \overline{x} \cdot y \cdot \overline{z} + x \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z}$$

$$\Rightarrow f = \overline{x} \cdot \overline{z} + x \cdot z$$






## Mapping of Boolean expression to a Network of gates available in the library

$$y = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$







Library of available Gates	Cost
Inverter	1
Two input NAND	2
Three input NAND	3
AND-OR-Invert	$Y = \overline{AB + C}$

## Implementation using only NAND gates



A SoP expression is easily implemented with NAND gates.  $f = a \cdot b + c \cdot d + g \cdot h$








There is a one-to-one mapping between AND-OR network and NAND network

Often there is lot of further optimization that can be done




Consider implementation of XOR gate  $f = \overline{A} \cdot B + A \cdot \overline{B}$



$$\begin{aligned}f &= \overline{A} \cdot B + B \cdot \overline{B} + A \cdot \overline{B} + A \cdot \overline{A} \\&= B(\overline{A} + \overline{B}) + A(\overline{A} + \overline{B})\end{aligned}$$






## Implementation using only NOR gates



To implement using NOR gates, it is easiest to start with minimized Boolean expression in POS form

$$f = (a+b).(c+d).(g+h)$$

$$f = (a + b) \cdot (c + d) \cdot (g + h)$$



There is a one-to-one mapping between OR-AND network and NOR network

To implement SoP expression using NOR gates, determine first the corresponding PoS expression and then follow the procedure outlined earlier



Implement  $f(x,y,z) = \overline{x} \cdot \overline{z} + x \cdot z$  using NOR gates



$$\overline{x} \cdot \overline{z} \cdot (y + \bar{y}) + x \cdot z \cdot (y + \bar{y})$$


$\overline{y} \cdot \overline{z}$	00	01	11	10
$x \cdot z$	1	0	0	1
0	1	0	1	1
1	0	1	1	0

$$\Rightarrow f = (\overline{x} \cdot z) \cdot (x + \overline{z})$$



Similarly PoS expression can be implemented as NAND network by first converting it to SoP expression and then following the procedure outlined earlier

## Design of Complex Combinational circuits




$A_7A_6\dots A_0$	$B_7B_6\dots B_0$	$S_7S_6\dots S_0$	C
00...0	00...0	00...0	0
00...1	00...0	00...1	0
00...0	00...1	00...1	0
⋮	⋮	⋮	⋮

Truth table has  $2^{16}$  entries




This design approach becomes difficult to use

Design system as a network of sub-systems that are of manageable size and can be implemented using the earlier approach of truth table, minimization etc.



## General Approach




There are certain sub-systems or blocks that are used quite often such as :


1. decoders, encoders
2. Multiplexers
3. Adder/Subtractors, Multipliers
4. Comparators
5. Parity Generators
6. .....

## Decoders

Maps a smaller number of inputs to a larger set of outputs in general




B	A	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




b	a	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

Active Low


## Example



## Decoder with Enable Input




E	B	A	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




E	B	A	$Y_0$	$Y_1$	$Y_2$	$Y_3$
1	x	x	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

## Decoder: gate Implementation




E	B	A	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$Y_0 = E \cdot \bar{B} \cdot \bar{A}; Y_1 = E \cdot \bar{B} \cdot A; Y_2 = E \cdot B \cdot \bar{A}; Y_3 = E \cdot B \cdot A$$




A n to  $2^n$  decoder is a minterm generator

x	y	min term
0	0	$\bar{x} \cdot \bar{y}$ m0
0	1	$x \cdot \bar{y}$ m1
1	0	$\bar{x} \cdot y$ m2
1	1	$x \cdot y$ m3




It can be used to implement any combinational circuit

B	A	f <sub>1</sub>
0	0	0
0	1	1
1	0	1
1	1	0



## Implementation of a 3-variable function with a 3-to-8 decoder


C	B	A	f
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



Although it is easy to implement any combinational circuit with this method , it is often very inefficient in terms of gate utilization. Note that this method does not require any minimization.


## Implementing larger decoders using simpler ones.

3/8 decoder using 2/4 decoders






How many 2/4 decoders are required to implement a 4/16 decoder ?

E	C	B	A	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1





E	B	A	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

## Seven segment decoder




## Seven segment decoder




Dec or Function	Input				Output							
	D	C	B	A	Bl	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	1	0
1	0	0	0	1	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	1	0	0	1
4	0	1	0	0	1	0	1	1	0	0	1	1
5	0	1	0	1	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	0	1	1	1	1	1
7	0	1	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	0	1	1
10	1	0	1	0	1	0	0	0	1	1	0	1
11	1	0	1	1	1	0	0	1	1	0	0	1
12	1	1	0	0	1	0	1	0	0	0	1	1
13	1	1	0	1	1	1	0	0	1	0	1	1
14	1	1	1	0	1	0	0	0	1	1	1	1
15	1	1	1	1	1	0	0	0	0	0	0	0
Bl	x	x	x	x	0	0	0	0	0	0	0	0

	BA	00	01	11	10
DC		1	0	1	1
00					
01		0	1	1	0
11		0	1	0	0
10		1	1	0	0




7449 BCD to seven segment decoder



## Encoders

An encoder performs the inverse operation of a decoder.



$d_3$	$d_2$	$d_1$	$d_0$	B	A
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


$d_3d_2$	00	01	11	10
00	0			1
01	0			
11				
10	1			1

$$A = \overline{d}_2 \ \overline{d}_0$$


$d_3d_2$	00	01	11	10
00	0			0
01	1			
11				
10	1			


$$B = \overline{d}_1 \ \overline{d}_0$$

## Multiplexers




$S$	$y$
0	$I_0$
1	$I_1$






$S_1$	$S_0$	$y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




Mux is often used when resources have to be shared



$S_1$	$S_0$	$y =$
0	0	$a+c$
0	1	$a+d$
1	0	$b+c$
1	1	$b+d$

## Implementing Boolean expressions using Multiplexers

$$y = x_1 \overline{x_2} + \overline{x_1} x_2$$




$x_1$	$x_2$	$y$
0	0	0
0	1	1
<hr/>		
1	0	1
1	1	0

$y = x_2$  when  $x_1 = 0$

$y = \overline{x_2}$  when  $x_1 = 1$

$$F(x, y, z) = \sum(1, 2, 6, 7)$$

A 3 variable function can be implemented with a 4:1 mux with 2 select lines




x	y	z	F
0	0	0	0
1	0	0	0
0	0	1	1
1	0	1	0
0	1	0	1
1	1	0	1
0	1	1	0
1	1	1	1

Annotations in red text explain the function of the MUX based on the select lines  $y$  and  $z$ :

- $F = 0$  when  $yz = 00$
- $F = \bar{x}$  when  $yz = 01$
- $F = 1$  when  $yz = 10$
- $F = x$  when  $yz = 11$


Mux is more efficient way of implementing combinational circuits as compared to decoders.

## Mux. expansion




$E$	$S$	$y$
0	x	0
1	0	$I_0$
1	1	$I_1$

$S_1$	$S_0$	$y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




## Mux. expansion





E	S	y
0	x	0
1	0	$I_0$
1	1	$I_1$

$S_1$	$S_0$	y
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




## DeMultiplexer




$S_1$	$S_0$	$y_0$	$y_1$	$y_2$	$y_3$
0	0	x	0	0	0
0	1	0	x	0	0
1	0	0	0	x	0
1	1	0	0	0	x



**Demultiplexer is very much like a decoder**



$S_1$	$S_0$	$y_0$	$y_1$	$y_2$	$y_3$
0	0	x	0	0	0
0	1	0	x	0	0
1	0	0	0	x	0
1	1	0	0	0	x



$E$	$B$	$A$	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




# **ESC201T : Introduction to Electronics**



## Lecture 36: Combination circuit-3


B. Mazhari  
Dept. of EE, IIT Kanpur

## Comparator




$A_3A_2A_1A_0$	$B_3B_2B_1B_0$	$A < B$	$A > B$	$A = B$
0000	0000	0	0	1
0000	0001	1	0	0
0001	0000	0	1	0
⋮	⋮	⋮	⋮	⋮






## Adder/Subtractor




a	b	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$S = \bar{a} \cdot b + a \cdot \bar{b}; C = a \cdot b$$

$$\begin{array}{r}
 1 \\
 111 \\
 \underline{110} \\
 \hline
 1111
 \end{array}$$



a	b	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = \bar{a} \cdot \bar{b} \cdot C_{in} + \bar{a} \cdot b \cdot \bar{C}_{in} + a \cdot \bar{b} \cdot \bar{C}_{in} + a \cdot b \cdot C_{in}; C_{out} = a \cdot b + a \cdot C_{in} + b \cdot C_{in}$$

$$S = \overline{a}.\overline{b}.c_{in} + \overline{a}.b.\overline{c_{in}} + a.\overline{b}.\overline{c_{in}} + a.b.c_{in}$$


$$S = C_{in} \oplus (a \oplus b)$$

$$C_{out} = a.b + a.C_{in} + b.C_{in}$$

$$C_{out} = C_{in}(a.\overline{b} + \overline{a}.b) + a.b = C_{in}.(a \oplus b) + a.b$$




## 4-bit Adder



$A_3 A_2 A_1 A_0$	$B_3 B_2 B_1 B_0$	$S_3 S_2 S_1 S_0$	$C_{out}$
0000	0000	0000	1
0000	0001	0001	0
0001	0000	0001	0
⋮	⋮	⋮	⋮

$$\begin{array}{r}
 C_3 \ C_2 \ C_1 \\
 A_3 \ A_2 \ A_1 \ A_0 \\
 B_3 \ B_2 \ B_1 \ B_0 \\
 \hline
 C_4 \ S_3 \ S_2 \ S_1 \ S_0
 \end{array}$$




Ripple Carry Adder (20 gate circuit)

## Subtraction

$$A - B = A + 2\text{'s complement of } B$$




$$A - B = A + 1\text{'s complement of } B+1$$

$$A - B = A + \overline{B} + 1$$





One needs add a circuit for predicting errors resulting from overflow

## Adder/Subtractor



## Multiplier




# **ESC201T : Introduction to Electronics**

## Lecture 37: Sequential circuit design-1

B. Mazhari  
Dept. of EE, IIT Kanpur


# Digital Circuits

## Combinational Circuits




Output is determined by current values of inputs only.

## Sequential Circuits



Output is determined in general by current values of inputs and past values of inputs/outputs as well.

## NOR SR Latch




$Q = 1; \bar{Q} = 0$  Set State

$Q = 0; \bar{Q} = 1$  Re set State

S	R	Q	$\bar{Q}$	State
1	0	1	0	SET

## NOR SR Latch




$Q = 1; \bar{Q} = 0$  Set State


$Q = 0; \bar{Q} = 1$  Reset State

S	R	Q	$\bar{Q}$	State
1	0	1	0	SET
0	1	0	1	RESET

## HOLD State






S	R	Q	$\bar{Q}$	State
1	0	1	0	SET
0	1	0	1	RESET
0	0	Q	$\bar{Q}$	HOLD
1	1	0	0	INVALID






Both the outputs are well defined and 0. the first problem is that we do not get complementary output.

A more serious problem occurs when we switch the latch to the hold state by changing RS from 11 → 00 . Suppose the inputs do not change simultaneously and we get the situation 11 → 01\* → 00






$$Q = 1$$



**Q = 1**




Suppose the inputs change as RS = 11 → 10\* → 00



**Q = 0**

So although output is well defined when we apply RS = 11, it becomes unpredictable once we switch the latch to hold state by applying RS = 00. That is why RS = 11 is not used as an input combination.




The error can occur also due to unequal gate delays.



Suppose gate-1 is faster

**Q = 1**


On the other hand suppose that gate-2 is faster.



**Again the output is unpredictable in general**


**Q = 0**

## NAND Latch




S	R	Q	$\overline{Q}$	State
0	1	1	0	SET
1	0	0	1	RESET
1	1	Q	$\overline{Q}$	HOLD
0	0	1	1	INVALID

## RS NAND Latch with Enable




Hold State




Enable	S R	Q $\bar{Q}$	State
0	x x	Q $\bar{Q}$	Hold
1	1 0	1 0	Set
1	0 1	0 1	Reset
1	0 0	Q $\bar{Q}$	Hold
1	1 1	0 0	Invalid

## D latch





Enable	S R	Q $\bar{Q}$	State
0	x x	Q $\bar{Q}$	Hold
1	1 0	1 0	Set
1	0 1	0 1	Reset
1	0 0	Q $\bar{Q}$	Hold
1	1 1	0 0	Invalid





If  $EN = 1$  then  $Q = D$  otherwise the latch is in Hold state



## Synchronous Sequential Circuits




## Example




## Example




## Problem with Latch



Circuits are designed with the idea there would be single change in output or memory state in single clock cycle.




## Edge Triggered Latch or Flip-flop




Positive edge triggered flipflop


## Negative Edge Triggered Latch or Flip-flop




## Master-Slave D Flip-flop



## Positive edge triggered Flip-flop




## Positive edge triggered Flip-flop




A change in input has no effect if it occurs after the clock edge

## Positive edge Triggered Flip-flop with Asynchronous Reset



## Characteristic table


Given a input and the present state of the flip-flop, what is the next state of the flip-flop



Inputs (D)	Q(t+1)
0	0
1	1

$$Q(t + 1) = D$$


## JK Flip-flop



Inputs J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

$$Q(t + 1) = \overline{Q(t)}.J + Q(t).\overline{K} \quad \rightarrow \text{Characteristic equation}$$

## Toggle or T Flip-flop



Inputs	(T)	Q(t+1)
	0	Q(t)
	1	$\overline{Q(t)}$


$$Q(t + 1) = \overline{Q(t)}.T + Q(t).\overline{T}$$

## Excitation Table

What inputs are required to effect a particular state change


Inputs		
Q(t)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0

## Excitation Table



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q(t)}$


Inputs		
Q(t)	Q(t+1)	J    K
0	0	0   X
0	1	1   X
1	0	X   1
1	1	X   0



D	Q(t+1)
0	0
1	1

Inputs		
Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1


## Convert a D FF to JK FF



J	K	Q(t+1)	D
0	0	Q(t)	<b>Q(t)</b>
0	1	0	<b>0</b>
1	0	1	<b>1</b>
1	1	$\overline{Q(t)}$	$\overline{Q(t)}$

JK		00	01	11	10
		0	0	1	1
		1	1	0	0
Q	JK	00	01	11	10
0	00	0	0	1	1
1	01	1	0	0	1

$$D = \overline{Q} \cdot J + Q \cdot \overline{K}$$




# **ESC201T : Introduction to Electronics**

## Lecture 38: Sequential circuit design-2


B. Mazhari  
Dept. of EE, IIT Kanpur

**Limitations of Combinational logic:**  
decisions can only be based on the present value of inputs

- A more general purpose decision making machine should be able to make decisions based on past values of inputs as well.



## Limitations:




$$z[n] = x[n] \text{ .OR. } z[n-1]$$

$$z[n] = x[n] \text{ .OR. } x[n-1] \text{ .OR. } x[n-2] \dots \dots x[0]$$

Requires infinite memory !

⇒ Make provision for storage of past values of Outputs as well


## Improved System:




## Limitations:

$$z[n] = x[n] \text{ .OR. } (x[n-1] \text{ .AND. } z[n-1])$$


Requires two storage elements




However, by defining a new variable  $y[n] = x[n-1] \text{.AND. } z[n-1]$ , we can use only one storage element.





## Improved Decision Making Machine:





Since Output Z is a function of Y and X







**Mealy Sequential Machine**

$y$ : Present State  
 $Y$  : Next State




## Moore Sequential Machine

## Example of a synchronous sequential circuit



## Analysis





The dependence of output  $z$  on input  $x$  depends on the state of the memory ( $A, B$ )

The memory has 2 FFs and each FF can be in state 0 or 1. Thus there are four possible states: AB: 00, 01, 10, 11.

To describe the behavior of a sequential circuit, we need to show

1. how the system goes from one memory state to the next as the input changes
2. How the output responds to input in each state

# Analysis of Sequential Circuits



$$D_A = A \cdot x + B \cdot x ; D_B = \overline{A} \cdot x ; z = (A + B) \cdot \overline{x}$$


$$A(t+1) = A(t) \cdot x + B(t) \cdot x$$

$$B(t+1) = \overline{A(t)} \cdot x$$

$$z = (A + B) \cdot \overline{x}$$

State Transition Table

Present State	Input	Next State		Output
		A	B	
0 0	0	0	0	0
0 0	1	0	1	0
0 1	0	0	0	1
0 1	1	1	1	0
1 0	0	0	0	1
1 0	1	1	0	0
1 1	0	0	0	1
1 1	1	1	0	0



State Transition Table

Present State	Input	Next State		Output
		A	B	
0 0	0	<b>0</b>	<b>0</b>	<b>0</b>
	1	<b>0</b>	<b>1</b>	<b>0</b>
0 1	0	<b>0</b>	<b>0</b>	<b>1</b>
	1	<b>1</b>	<b>1</b>	<b>0</b>
1 0	0	<b>0</b>	<b>0</b>	<b>1</b>
	1	<b>1</b>	<b>0</b>	<b>0</b>
1 1	0	<b>0</b>	<b>0</b>	<b>1</b>
	1	<b>1</b>	<b>0</b>	<b>0</b>

00

Memory state in which FF A& B have output values 00

$x=0/z$

?


If  $x = 0$  then  $z = 0$ , When the clock edge comes the system would stay in 00 state.

00


$x=1/z$

?

If  $x = 1$  then  $z = 0$ . When the clock edge comes the system would go to 01 state.




# Analysis of Sequential Circuits





$$A(t+1) = A(t).x + B(t).x$$



$$B(t+1) = \overline{A(t)}.x$$

$$z = (A + B).\overline{x}$$







# Design of Sequential Circuits



## System specification to State Transition Graph





Detect 3 or more consecutive 1's in the input stream



## Conversion of State transition graph to a circuit

### Example-1



3 blocks need to be designed

1. How many FFs do we need?



N FFs can represent  $2^N$  states so Minimum is 1

2. Which FF do we choose?

Say D FF


3. How are the states encoded?

Say FF output Q=0 represents S<sub>0</sub> and Q=1 represents S<sub>1</sub> state





State Transition Table

Present State Q(t)	Input x	Next State Q(t+1)	D	Output z
0	0	0	0	0
0	1	1	1	0
1	0	1	1	0
1	1	0	0	1





$$D = \bar{Q} \cdot x + Q \cdot \bar{x} ; z = Q \cdot x$$

## Example-2




1. How many FFs do we need? **1**
2. Which FF do we choose? **Say JK FF**
3. How are the states encoded? **Say FF output Q=0 represents S<sub>0</sub> and Q=1 represents S<sub>1</sub> state**






State Transition Table

Present State Q(t)	Input x	Next State Q(t+1)	J   K	Output z
0	0	0	0 X	0
0	1	1	1 X	0
1	0	1	X 0	0
1	1	0	X 1	1


Q(t)	Q(t+1)	J   K
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0



$$J = x ; K = \bar{x}; z = Q \cdot x$$




### Example-3



State	FF O/P	
	A	B
S <sub>0</sub>	0	0
S <sub>1</sub>	0	1
S <sub>2</sub>	1	0
S <sub>3</sub>	1	1

For 4 states a minimum of two FFs will be required. Let us choose 2 D FFs A & B



Present State	Input		Next State				
	A	B	x	A	B	D <sub>A</sub>	D <sub>B</sub>
0 0	0	0	0	0	1	0	1
	0	0	1	0	0	0	0
0 1	0	1	0	1	1	1	1
	0	1	1	1	0	1	0
1 0	1	0	0	1	1	1	1
	1	0	1	1	0	1	0
1 1	1	1	0	0	0	0	0
	1	1	1	1	1	1	1

Present State	Input	Next State			
		A	B	D <sub>A</sub>	D <sub>B</sub>
0 0	0	0	1	0	1
0 0	1	0	0	0	0
0 1	0	1	1	1	1
0 1	1	1	0	1	0
1 0	0	1	1	1	1
1 0	1	1	0	1	0
1 1	0	0	0	0	0
1 1	1	1	1	1	1

$D_A$

$x \overline{AB}$	00	01	11	10
0	0	1	0	1
1	0	1	1	1

$$\begin{aligned}
 D_A &= \overline{A}B + xB + \overline{A}\overline{B} \\
 &= A \oplus B + x.B
 \end{aligned}$$



$D_B$

$x \overline{AB}$	00	01	11	10
0	1	1	0	1
1	0	0	1	0



$$\begin{aligned}
 D_B &= \overline{x}.\overline{A} + \overline{x}.\overline{B} + x.A.B \\
 &= \overline{x}.(\overline{A} + \overline{B}) + x.A.B \\
 &= \overline{x}.\overline{AB} + x.AB = \overline{x \oplus AB}
 \end{aligned}$$

$$D_A = A \oplus B + x.B$$

$$D_B = \overline{x \oplus AB}$$





## Sequential Circuits: Summary



- we need to know how the system goes from one state to another in response to the inputs and how the outputs respond to these changes

## Synthesis involves the following tasks:

- Number of storage elements
- State Encoding
- Choosing a flipflop type to implement states
- Synthesize next state logic
- Synthesize output logic





# **ESC201T : Introduction to Electronics**

## Lecture 39: Sequential circuit design-3

B. Mazhari  
Dept. of EE, IIT Kanpur



## Sequential Circuits: Summary





- we need to know how the system goes from one state to another in response to the inputs and how the outputs respond to these changes

## Synthesis involves the following tasks:

- Number of storage elements
- State Encoding
- Choosing a flipflop type to implement states
- Synthesize next state logic
- Synthesize output logic




## Counters




In state  $S_0$ , the output ABC is 000, in  $S_1$  001 and so on

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

There are 8 states so 3 FFs are at least required. Let us choose T FF.




PS			NS					
A	B	C	A	B	C	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1




$$T_A = B.C ; \quad T_B = C ; \quad T_C = 1$$

## Binary UP counter




A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1




$$T_A = B.C ; T_B = C ; T_C = 1$$

## Counter with Enable





Counter is in Hold state.



When Enable = 1, the counter begins the count.

## Counter with Asynchronous Reset



When Enable = 1, the counter begins the count.

-D toggles every clock cycle


-B toggles only when D is 1

-C toggles only when both C and D are 1

-A toggles only when B C D are 1

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1
0	0	0	0

T FF toggles when T=1



## 4-bit Down Counter

**A B C D**

1111

1110

1101

1100

1011

- 10 -

1010

1001

1000

0111

0110

0101

0100

0011

0010

8981

0001

0000


1111

-D toggles every clock cycle

-C toggles only when D is 0

-B toggles only when both C and D are 0

-A toggles only when D C B are 0



## Counters

A	B	C
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

Binary down counter

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1



Decade counter

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0

Modulo-5 Counter

Modulo-10 Counter

## 4-bit Up-Down Counter




Merging of the two structures gives an Up/down counter

## BCD Counter


Binary Coded Decimal (BCD): each decimal digit is coded as a 4-bit binary number

$$25 = 0010 \ 0101$$

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1



## BCD counter from 0 to 99



## Counter with Unused States

PS			NS								
A	B	C	A	B	C	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

There are two unused states 011 and 111. one approach to handle this situation is that, while evaluating expressions for JK , we use don't care conditions corresponding to these unused states

## Counter with Unused States

PS			NS								
A	B	C	A	B	C	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	J <sub>C</sub>	K <sub>C</sub>
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

		BC				
		A	00	01	11	10
0	0	0	0	X	1	
	1	X	X	X	X	

$$J_A = B$$

## Counter with Unused States



PS			NS				
A	B	C	A	B	C	J <sub>A</sub>	K <sub>A</sub>
0	0	0	0	0	1	0	X
0	0	1	0	1	0	1	X
0	1	0	0	1	0	X	1
0	1	1	1	0	0	X	1
1	0	0	1	0	1	1	X
1	0	1	1	0	1	X	0
1	1	0	0	1	0	0	X
1	1	1	0	0	0	1	X

$$J_A = B \quad K_A = B$$

$$J_B = C \quad K_B = 1$$


$$J_C = \overline{B} \quad K_C = 1$$

After synthesizing the circuit, one needs to check that if by chance the counter goes into one of the unused states, after one or more clock cycles, it enters a used state and then remains among the used states




We can see that if by chance the counter goes into unused states 111 or 011, then after a clock cycle it enters one of the used states.

## Counter as frequency divider




**Example** From a frequency of 10KHz, generate the following signal of frequency 1KHz




## Example



From a frequency of 10KHz, generate a signal of frequency 1KHz




A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0



The idea is to generate a divide by 5 counter first and then divide it again by 2 to get the required waveform







Alternatively design a divide by 10 counter with the following states

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0

**Example** From a frequency of 10KHz, generate the following signal of frequency 2KHz




A divide by 5 counter is required that has 5 states.




A will give the required waveform.

## Ring Counter


$T_3$	$T_2$	$T_1$	$T_0$
0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0



## Alternative Implementation




## Ripple Counter



T FF toggles when  $T = 1$ ; otherwise Hold state


Clock is negative edge Triggered

# Ripple Counter



0	1	2	3	4	5	-----	15	
0	1	0	1	0	1	-----	1	0
0	0	1	1	0	0	-----	1	0
0	0	0	0	1	1	-----	1	0
0	0	0	0	0	0	-----	1	0

## Ripple Down Counter



0 1 0


0 1 1

0 1 1

0 1 1


## BCD Ripple Counter

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1



## BCD Ripple Counter

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1



## Cascading of BCD counters

